Revision as of 19:40, 10 April 2017 editJasper Deng (talk | contribs)Edit filter managers, Extended confirmed users, Pending changes reviewers, Rollbackers53,719 edits →"Paging and Virtual Memory": new section← Previous edit | Latest revision as of 16:39, 16 February 2024 edit undoQwerfjkl (bot) (talk | contribs)Bots, Mass message senders4,012,176 edits Implementing WP:PIQA (Task 26)Tag: Talk banner shell conversion | ||
(70 intermediate revisions by 18 users not shown) | |||
Line 1: | Line 1: | ||
{{talkheader}} | {{talkheader}} | ||
{{WikiProject banner shell|class=C| | |||
{{WikiProjectBannerShell|1= | |||
{{WikiProject Microsoft Windows| |
{{WikiProject Microsoft Windows|importance=Low}} | ||
{{WikiProject Computing |
{{WikiProject Computing|importance=Low}} | ||
{{WikiProject Linux |importance=Low}} | |||
{{WikiProject Apple Inc. |importance=Low}} | |||
}} | }} | ||
{{User:ClueBot III/ArchiveThis | {{User:ClueBot III/ArchiveThis | ||
|archiveprefix=Talk:Physical Address Extension/Archives/ | |archiveprefix=Talk:Physical Address Extension/Archives/ | ||
Line 16: | Line 17: | ||
}} | }} | ||
== PAE Xeon only == | |||
== "offset within page" does not come from the page-table entry == | |||
It should be made clear the only IA-32 processor which supported Physical Address Extension as defined by Intel was Xeon. PAE requires BOTH 36 address registers AND 36bit data bus for RAM. | |||
All IA-32 processors had at most a 32bit data bus. 36 address registers only allows paging - it is not PAE support. | |||
Only Xeon had 36bits for RAM. Xeon supported 8GB RAM total. The 8GB was split into 2x 4GB memory banks accessed one bank at a time. The 32bit + 4bit bus allowed a segment selector. | |||
(Xeon was technically a 36bit CPU). | |||
] (]) 23:25, 10 May 2020 (UTC) | |||
The phrase should surely be . <!-- Template:Unsigned IP --><small class="autosigned">— Preceding ] comment added by ] (]) 23:56, 12 October 2016 (UTC)</small> <!--Autosigned by SineBot--> | |||
:No, as that's rubbish. Where's the definition of that per Intel? The article currently has it right ] - the chipset and motherboard etc have to also support 36 bit, which I know myself certainly some non-Xeons did. <span class="vcard"><span class="fn">]</span>; ]</span> 22:09, 1 September 2020 (UTC) | |||
: You are of course correct - and nice catch, that's been on the page for a long time. You can of course make the change yourself if you want. Be ] ! ] (]) 03:08, 13 October 2016 (UTC) | |||
== |
== First Linux kernel to support PAE == | ||
The section says 2.3.23 but under the old scheme odd numbers were development kernels (2.2 series was the release, 2.3 was concurrent and the development space for what would ship as 2.4). Would probably make sense to also mention which kernel was the first to ship with PAE, since no released distro would use a development kernel. --] (]) 03:44, 1 May 2022 (UTC) | |||
Anyone reading this article should have at least a basic understanding of the concept of ] in my opinion. And perhaps more importantly, the added section ''still'' requires such an understanding, because it provides no explanation of what paging and pages are to other readers. Therefore I don't see it as an improvement. It also seems to be copied and pasted from the source (judging from the excessive line breaks) and therefore not allowed.--] ] 19:40, 10 April 2017 (UTC) |
Latest revision as of 16:39, 16 February 2024
This is the talk page for discussing improvements to the Physical Address Extension article. This is not a forum for general discussion of the article's subject. |
|
Find sources: Google (books · news · scholar · free images · WP refs) · FENS · JSTOR · TWL |
This article is rated C-class on Misplaced Pages's content assessment scale. It is of interest to the following WikiProjects: | ||||||||||||||||||||||||||||||||||||||||||||
|
Archives (Index) |
This page is archived by ClueBot III. |
PAE Xeon only
It should be made clear the only IA-32 processor which supported Physical Address Extension as defined by Intel was Xeon. PAE requires BOTH 36 address registers AND 36bit data bus for RAM.
All IA-32 processors had at most a 32bit data bus. 36 address registers only allows paging - it is not PAE support.
Only Xeon had 36bits for RAM. Xeon supported 8GB RAM total. The 8GB was split into 2x 4GB memory banks accessed one bank at a time. The 32bit + 4bit bus allowed a segment selector. (Xeon was technically a 36bit CPU).
Onzite. (talk) 23:25, 10 May 2020 (UTC)
- No, as that's rubbish. Where's the definition of that per Intel? The article currently has it right Physical Address Extension#Hardware support - the chipset and motherboard etc have to also support 36 bit, which I know myself certainly some non-Xeons did. Widefox; talk 22:09, 1 September 2020 (UTC)
First Linux kernel to support PAE
The section says 2.3.23 but under the old scheme odd numbers were development kernels (2.2 series was the release, 2.3 was concurrent and the development space for what would ship as 2.4). Would probably make sense to also mention which kernel was the first to ship with PAE, since no released distro would use a development kernel. --97.115.191.42 (talk) 03:44, 1 May 2022 (UTC)
Categories:- C-Class Microsoft Windows articles
- Low-importance Microsoft Windows articles
- C-Class Computing articles
- Unknown-importance Computing articles
- All Computing articles
- WikiProject Microsoft Windows articles
- Low-importance Computing articles
- C-Class Linux articles
- Low-importance Linux articles
- WikiProject Linux articles
- C-Class Apple Inc. articles
- Low-importance Apple Inc. articles
- WikiProject Apple Inc. articles