Talk:Physical Address Extension: Difference between revisions

Browse history interactively ← Previous editContent deleted Content addedVisual WikitextInline

Revision as of 10:55, 13 April 2017 editPastieFace (talk \| contribs)35 edits →"Paging and Virtual Memory"← Previous edit		Latest revision as of 16:39, 16 February 2024 edit undoQwerfjkl (bot) (talk \| contribs)Bots, Mass message senders4,012,176 edits Implementing WP:PIQA (Task 26)Tag: Talk banner shell conversion
(54 intermediate revisions by 18 users not shown)
Line 1:		Line 1:
	{{talkheader}}		{{talkheader}}
			{{WikiProject banner shell\|class=C\|
	{{WikiProjectBannerShell\|1=
	{{WikiProject Microsoft Windows\|~~class=C\|importance=Mid\|computing-~~importance=~~mid~~}}		{{WikiProject Microsoft Windows\|importance=Low}}
	{{WikiProject Computing~~\|class=C~~\|importance=~~Mid~~}}		{{WikiProject Computing\|importance=Low}}
			{{WikiProject Linux \|importance=Low}}
			{{WikiProject Apple Inc. \|importance=Low}}
	}}		}}

	{{User:ClueBot III/ArchiveThis		{{User:ClueBot III/ArchiveThis
	\|archiveprefix=Talk:Physical Address Extension/Archives/		\|archiveprefix=Talk:Physical Address Extension/Archives/
Line 16:		Line 17:
	}}		}}

			== PAE Xeon only ==
	== "offset within page" does not come from the page-table entry ==

	The phrase should surely be . <!-- Template:Unsigned IP --><small class="autosigned">— Preceding ] comment added by ] (]) 23:56, 12 October 2016 (UTC)</small> <!--Autosigned by SineBot-->

	: You are of course correct - and nice catch, that's been on the page for a long time. You can of course make the change yourself if you want. Be ] ! ] (]) 03:08, 13 October 2016 (UTC)

	{{talkheader}}
	{{WikiProjectBannerShell\|1=
	{{WikiProject Microsoft Windows\|class=C\|importance=Mid\|computing-importance=mid}}
	{{WikiProject Computing\|class=C\|importance=Mid}}
	}}

	{{User:ClueBot III/ArchiveThis
	\|archiveprefix=Talk:Physical Address Extension/Archives/
	\|format=Y/F
	\|age=2160
	\|minkeepthreads=2
	\|index=yes
	\|archivebox=yes
	\|box-advert=yes
	\|archivenow=<nowiki>{{ArchiveNow}},{{ArchiveThisNowPlease}},{{resolved\|,{{Resolved\|,{{done}},{{Done}},{{Done\|}}</nowiki>
	}}

	== "Paging and Virtual Memory" ==

	Anyone reading this article should have at least a basic understanding of the concept of ] in my opinion. And perhaps more importantly, the added section ''still'' requires such an understanding, because it provides no explanation of what paging and pages are to other readers. Therefore I don't see it as an improvement. It also seems to be copied and pasted from the source (judging from the excessive line breaks) and therefore not allowed.--] ] 19:40, 10 April 2017 (UTC)

	:It also didn't " how PAE works in IA-32" - the only thing it said about PAE is that "IA-32 architecture’s paging mechanism includes extensions that support Physical Address Extensions (PAE) to address physical address space greater than 4 GBytes." That says what PAE does, but doesn't say how it does it. The article ''already'' says what it does (in the lede, it says " It defines a ] hierarchy of three levels, with table entries of 64 bits each instead of 32, allowing these CPUs to access a physical ] larger than 4 ]s (2<sup>32</sup> bytes)."), ''and'' it later says how it does it (a quick mention in "Design", and a long description in "Page table structures"). ] (]) 19:55, 10 April 2017 (UTC)

	:: I'm glad I'm not the only one. I couldn't see where it "explained how PAE works" at all.
	:: Worse: As suspected by Jasper Deng, the disputed material is a direct copy from volume 1, section 3.3.2, of the . There is no doubt or ambiguity about that. The editor even copied the bulleted list from the Intel book as if it was ordinary text, resulting in "inline bullets". I have left a copyvio warning on their talk page.
	:: What is especially odd here is that the same editor, {{userlinks\|PastieFace}}, had previously what was basically a CN tag on ], claiming that a cited reference referred only to the Pentium Pro and that any statements about later processors were CN. Yet this editor is clearly aware of this Intel reference which defines PAE as part of the IA-32 architecture, not specific to any processor.
	:: Both of these articles have been the target of much harassment over the last few years. I note that these recent instances happened shortly after I got a from our old friend and long-time sockpuppet Janagewen. Whether there's a connection there or not, I think PastieFace's future attempts can be ignored on ] grounds, and should be checked for ] as well. ] (]) 07:59, 11 April 2017 (UTC)
	{{ping\|PastieFace}} If you bothered to look at the section on "Operating system support" you'll see that it's ''not'' a Windows-specific thing. And virtual memory has everything to do with it: each virtual address space remains 32-bit even if the physical memory is bigger, as your edit even mentions. If you do not have a good understanding of this concept, I suggest you avoid this topic.--] ] 20:28, 12 April 2017 (UTC)

	:Furthermore, if you don't have paging virtual memory enabled, PAE doesn't even exist - PAE involves a modified form of the page table, with larger page table entries capable of providing more bits of physical address, expanding the physical addresses generated for virtual addresses from 32 bits to 36 bits. ] (]) 20:45, 12 April 2017 (UTC)
	:: And wider on x64 processors while in long mode. ] (]) 21:11, 12 April 2017 (UTC)

	:Further²more: PF claims PAE is Intel-only. That is wrong. PAE has been supported by AMD CPUs since the Athlon (K7) and continues in the K8, even when the latter is in legacy mode (ie running as an x86 CPU). It is true that AMD's support for PAE came several years later than Intel's: Intel had it in the Pentium Pro, late 1995, while AMD didn't have it until the Athlon, mid 1999.
	: So, yes, for a time, Intel supported PAE while AMD did not. But that time ended ''over 15 years ago!''
	:I wish I could quote a K7-era AMD Architecture manual, but I can't find one. The oldest I have is the original hardcopy set for the AMD64 architecture, which does show that PAE is available on the K8 in legacy mode, but that isn't definitive for the K7. The online sources I've found are more recent still, but one would hope that they would at least disabuse PF of the notion that AMD doesn't support PAE at all on ''any'' platform. (See , section 5.2.3 for legacy mode. For long mode, see 5.3: ''"Because PAE is always enabled in long mode ..."''
	: On the bright side, PastiF's mistaken ideas have suggested to me a new diagram that may eliminate misconceptions like ''" once a process hit the 4GB limit, IA-32 CPU would start paging in and out of RAM using internal registers., that's what PAE is."'' (from PastieFace's to my talk page) (No, the CPU does not do that, and that isn't what PAE is.) ] (]) 21:11, 12 April 2017 (UTC)

	:: I'm not sure AMD had an overall ISA manual before AMD64, as the ISA they implemented was "IA-32, possibly without the latest and shiniest Intel extensions, but with some of our own extensions such as 3DNow!", and they may just have expected developers to rely on Intel's ISA documentation plus their supplemental documentation on extensions such as 3DNow!. I tried digging through the Wayback Machine's early-2000 archive of amd.com, but at least one PDF document they had didn't fully download and, if I tried downloading it from the command line, neither ] nor the latest version of Acrobat Reader for Mac can open it (they both report it as damaged). ] (]) 01:48, 13 April 2017 (UTC)

	::: The infamous table at ] says the K7 has PAE, but the claim is not referenced. ] (]) 02:53, 13 April 2017 (UTC)

	You guys can try and gang bang me and babbletalk all you like, it won't phase me. Actually I expected this.
	Some of the comments here read like the MSDN library articles on Windows Memory limitations which neither my peers or myself have able to decode as yet...
	The tech writers did their jobs well. Obfuscation is 2nd nature to developers. Easy to ignore it however since some of us rely on empirical evidence for answers.

	@Jasper - 1st comment I said it is specific to Windows and Intel.
	1: There is PAE designed by and implemented by Intel on architecture which allows processes to be paged in and out of the working set.
	Like pagefile only faster ofc as it's paging from RAM not the HDD. It's all just storage anyway.
	Working set still same 4GB however so the extra RAM was mainly used for file caching on servers.

	2: Microsoft's name for a "32bit OS" which can magically handle over 4GB total is PAE.
	This concept is smoke and mirrors anyway:
	An OS is essentially many programs running at once inside a user friendly GUI. Programs are made up of process, then threads which ofc run on a CPU cores.
	So how does an OS determine a memory limit for the hardware which hosts it. Because big daddy kernel (basically a gateway) limits processes from asking for more space. ...
	like Oliver Twist CPU by way of.
	The number of processes which can run on the hardware in truth is up to the hardware. It's the kernel which (artificially to an extent) prevents any more addresses being handed to the CPU for staorage.. S

	So with Windows PAE a more accurate depiction would be a restriction is lifted, nothing is extended or added.

	PAE for processors isn't needed by AMD64, due to a couple of fundamental architecture difference between AMD64 and IA32/64.
	One being AMD64 MCT don't need linear addresses when translating between virtual and physical addresses.

	From CPU to RAM 64 address lines were available, clearly more than what a Windows 32bit OS can handle. There are more address lines also leading from the CPU to chipset NB.
	These are the internal registers, these lines are how pages get swapped from the pagefile to RAM,among other things.
	IA32 needs the internal registers when running 64bit OS because IA32 (not IA32e) can only handle 64bit processes if the pagefile is enabled.
	Without a PF total address space period for IA32 is 4GB.

	Which brings us to the :"Driver Incompatibly" issue MS would have us consumers believe.

	So IA-32 dependant on model get 32physical lines going to the Northbridge, 32 going to Southbridge
	Intel-64 had 32/64. Xeon had 64/64. correct me if I'm wrong as I'm working from memory.


	And please don't insult my intelligence by actually suggesting I read a Misplaced Pages article on VM or anything recommend

	In AMD's case Windows has to extend its own addresses beyond 4GB in order to use all address space available to the CPU
	The onus is on an OS to be able to use all the address space available to the CPU not the other way around. Hardware doesn't run on an Operating System the Operating System runs on the hardware. Tell me again how PAE works for AMD64?

	Anyway Intel was the opposite, and tbh the "Physical" when it comes to Physical Address Space is a misgnoner.
	Windows doesn't control the AMD Northbridge, The CPU does, and it can address as much memory as it was designed for. The OS can only limit it's own addressing.



	And re: my talk, how bout u let Jeh answer for himself.

	PAE isn't actually relevant after XP anyway since MS use licensing checks.

	Which is another topic in in itself. How can PAE "add" something that was always there? XPSP1 on AMD64 8GB was accessable no problem, XPSP2 comes along which prevented the OS from using addresses over 4GB. Not the CPU's fault.

	Sounds more like Physical Address Reduction, not Extension. Somebody please remind me.....the difference between XP and Server 2003 is.....what? The cost?



	@Guy Harris, some of what you said doesn't make sense.

	:Furthermore, if you don't have paging virtual memory enabled, PAE doesn't even exist - PAE involves a modified form of the page table, with larger page table entries capable of providing more bits of physical address, expanding the physical addresses generated for virtual addresses from 32 bits to 36 bits.

	No kidding that's why it doesn't have any effect on AMD64.
	Why not just say "PAE enables paging on the CPU? Or something to that effect..

	"PAE involves a modified form of the page table?" My 7 year old niece could quote that line back to me, right after reading wikipedia.
	How about describing the page table modification in detail? Let me: PAE doesn't add a page table it adds a page table directory pointer which points to the page table. Simple.

	Any other obvious info I need to be made aware of as you assert your superior knowledge?

	As above 36bit addressing was needed because Intel hardware generally had 32bits external for RAM access, less 4bits was for the page table directory pointer.
	Possibly why x87 compilers limited 32bit processes to ~3.6GB or 3.7GB.
	AMD don't need or use or know about PAE because all their page tables are stored in RAM which is entirely and directly accessible by the CPU without paging.


	Attempting to fluster users/editors with jibberish and nonsensical terms.... is pretty unethical, who wins nobody?

	Lastly, Microsoft are software developers, not ASIC manufactures. MS work very closely with Intel.
	An expertise in one does not mean expertise in the other. Just some food for thought.

	@Jeh, thanks, this is a great example of why I wasn't interested in going to talk with you.
	Had a reasonable discussion been on the cards yes by all means, I would look forward to it. Tbh I'm not even sure if some of the more nonsensical comments posted here were intended or not.. But I assume good faith.



	And no, I didn't use quotes, possibly there may be duplicate comments too..I didn't check.] (]) 10:55, 13 April 2017 (UTC)

	== "Paging and Virtual Memory" ==

			It should be made clear the only IA-32 processor which supported Physical Address Extension as defined by Intel was Xeon. PAE requires BOTH 36 address registers AND 36bit data bus for RAM.
	Anyone reading this article should have at least a basic understanding of the concept of ] in my opinion. And perhaps more importantly, the added section ''still'' requires such an understanding, because it provides no explanation of what paging and pages are to other readers. Therefore I don't see it as an improvement. It also seems to be copied and pasted from the source (judging from the excessive line breaks) and therefore not allowed.--] ] 19:40, 10 April 2017 (UTC)

			All IA-32 processors had at most a 32bit data bus. 36 address registers only allows paging - it is not PAE support.
	:It also didn't " how PAE works in IA-32" - the only thing it said about PAE is that "IA-32 architecture’s paging mechanism includes extensions that support Physical Address Extensions (PAE) to address physical address space greater than 4 GBytes." That says what PAE does, but doesn't say how it does it. The article ''already'' says what it does (in the lede, it says " It defines a ] hierarchy of three levels, with table entries of 64 bits each instead of 32, allowing these CPUs to access a physical ] larger than 4 ]s (2<sup>32</sup> bytes)."), ''and'' it later says how it does it (a quick mention in "Design", and a long description in "Page table structures"). ] (]) 19:55, 10 April 2017 (UTC)

			Only Xeon had 36bits for RAM. Xeon supported 8GB RAM total. The 8GB was split into 2x 4GB memory banks accessed one bank at a time. The 32bit + 4bit bus allowed a segment selector.
	:: I'm glad I'm not the only one. I couldn't see where it "explained how PAE works" at all.
			(Xeon was technically a 36bit CPU).
	:: Worse: As suspected by Jasper Deng, the disputed material is a direct copy from volume 1, section 3.3.2, of the . There is no doubt or ambiguity about that. The editor even copied the bulleted list from the Intel book as if it was ordinary text, resulting in "inline bullets". I have left a copyvio warning on their talk page.
	:: What is especially odd here is that the same editor, {{userlinks\|PastieFace}}, had previously what was basically a CN tag on ], claiming that a cited reference referred only to the Pentium Pro and that any statements about later processors were CN. Yet this editor is clearly aware of this Intel reference which defines PAE as part of the IA-32 architecture, not specific to any processor.
	:: Both of these articles have been the target of much harassment over the last few years. I note that these recent instances happened shortly after I got a from our old friend and long-time sockpuppet Janagewen. Whether there's a connection there or not, I think PastieFace's future attempts can be ignored on ] grounds, and should be checked for ] as well. ] (]) 07:59, 11 April 2017 (UTC)
	{{ping\|PastieFace}} If you bothered to look at the section on "Operating system support" you'll see that it's ''not'' a Windows-specific thing. And virtual memory has everything to do with it: each virtual address space remains 32-bit even if the physical memory is bigger, as your edit even mentions. If you do not have a good understanding of this concept, I suggest you avoid this topic.--] ] 20:28, 12 April 2017 (UTC)

			] (]) 23:25, 10 May 2020 (UTC)
	:Furthermore, if you don't have paging virtual memory enabled, PAE doesn't even exist - PAE involves a modified form of the page table, with larger page table entries capable of providing more bits of physical address, expanding the physical addresses generated for virtual addresses from 32 bits to 36 bits. ] (]) 20:45, 12 April 2017 (UTC)
	:: And wider on x64 processors while in long mode. ] (]) 21:11, 12 April 2017 (UTC)

			:No, as that's rubbish. Where's the definition of that per Intel? The article currently has it right ] - the chipset and motherboard etc have to also support 36 bit, which I know myself certainly some non-Xeons did. <span class="vcard"><span class="fn">]</span>; ]</span> 22:09, 1 September 2020 (UTC)
	:Further²more: PF claims PAE is Intel-only. That is wrong. PAE has been supported by AMD CPUs since the Athlon (K7) and continues in the K8, even when the latter is in legacy mode (ie running as an x86 CPU). It is true that AMD's support for PAE came several years later than Intel's: Intel had it in the Pentium Pro, late 1995, while AMD didn't have it until the Athlon, mid 1999.
	: So, yes, for a time, Intel supported PAE while AMD did not. But that time ended ''over 15 years ago!''
	:I wish I could quote a K7-era AMD Architecture manual, but I can't find one. The oldest I have is the original hardcopy set for the AMD64 architecture, which does show that PAE is available on the K8 in legacy mode, but that isn't definitive for the K7. The online sources I've found are more recent still, but one would hope that they would at least disabuse PF of the notion that AMD doesn't support PAE at all on ''any'' platform. (See , section 5.2.3 for legacy mode. For long mode, see 5.3: ''"Because PAE is always enabled in long mode ..."''
	: On the bright side, PastiF's mistaken ideas have suggested to me a new diagram that may eliminate misconceptions like ''" once a process hit the 4GB limit, IA-32 CPU would start paging in and out of RAM using internal registers., that's what PAE is."'' (from PastieFace's to my talk page) (No, the CPU does not do that, and that isn't what PAE is.) ] (]) 21:11, 12 April 2017 (UTC)

			== First Linux kernel to support PAE ==
	:: I'm not sure AMD had an overall ISA manual before AMD64, as the ISA they implemented was "IA-32, possibly without the latest and shiniest Intel extensions, but with some of our own extensions such as 3DNow!", and they may just have expected developers to rely on Intel's ISA documentation plus their supplemental documentation on extensions such as 3DNow!. I tried digging through the Wayback Machine's early-2000 archive of amd.com, but at least one PDF document they had didn't fully download and, if I tried downloading it from the command line, neither ] nor the latest version of Acrobat Reader for Mac can open it (they both report it as damaged). ] (]) 01:48, 13 April 2017 (UTC)

			The section says 2.3.23 but under the old scheme odd numbers were development kernels (2.2 series was the release, 2.3 was concurrent and the development space for what would ship as 2.4). Would probably make sense to also mention which kernel was the first to ship with PAE, since no released distro would use a development kernel. --] (]) 03:44, 1 May 2022 (UTC)
	::: The infamous table at ] says the K7 has PAE, but the claim is not referenced. ] (]) 02:53, 13 April 2017 (UTC)
	::: Correction... it's referenced now. grin ] (]) 10:14, 13 April 2017 (UTC)
	:::: Thanks! I've copied that reference to this page as well. ] (]) 10:27, 13 April 2017 (UTC)

Latest revision as of 16:39, 16 February 2024

This is the talk page for discussing improvements to the Physical Address Extension article.
This is not a forum for general discussion of the article's subject.

Put new text under old text. Click here to start a new topic.
New to Misplaced Pages? Welcome! Learn to edit; get help.

Article policies

Find sources: Google (books · news · scholar · free images · WP refs) · FENS · JSTOR · TWL

This article is rated C-class on Misplaced Pages's content assessment scale.
It is of interest to the following WikiProjects:

Microsoft Windows: Computing Low‑importance

	This article is within the scope of WikiProject Microsoft Windows, a collaborative effort to improve the coverage of Microsoft Windows on Misplaced Pages. If you would like to participate, please visit the project page, where you can join the discussion and see a list of open tasks.Microsoft WindowsWikipedia:WikiProject Microsoft WindowsTemplate:WikiProject Microsoft WindowsMicrosoft Windows
Low	This article has been rated as Low-importance on the project's importance scale.
	This article is supported by WikiProject Computing.

Computing Low‑importance

	This article is within the scope of WikiProject Computing, a collaborative effort to improve the coverage of computers, computing, and information technology on Misplaced Pages. If you would like to participate, please visit the project page, where you can join the discussion and see a list of open tasks.ComputingWikipedia:WikiProject ComputingTemplate:WikiProject ComputingComputing
Low	This article has been rated as Low-importance on the project's importance scale.

Linux Low‑importance

	Linux portal This article is within the scope of WikiProject Linux, a collaborative effort to improve the coverage of Linux on Misplaced Pages. If you would like to participate, please visit the project page, where you can join the discussion and see a list of open tasks.LinuxWikipedia:WikiProject LinuxTemplate:WikiProject LinuxLinux
Low	This article has been rated as Low-importance on the project's importance scale.

Apple Inc. Low‑importance

	This article is within the scope of WikiProject Apple Inc., a collaborative effort to improve the coverage of Apple, Mac, iOS and related topics on Misplaced Pages. If you would like to participate, please visit the project page, where you can join the discussion and see a list of open tasks.Apple Inc.Misplaced Pages:WikiProject Apple Inc.Template:WikiProject Apple Inc.Apple Inc.
Low	This article has been rated as Low-importance on the project's importance scale.

Archives (Index)

This page is archived by ClueBot III.

PAE Xeon only

It should be made clear the only IA-32 processor which supported Physical Address Extension as defined by Intel was Xeon. PAE requires BOTH 36 address registers AND 36bit data bus for RAM.

All IA-32 processors had at most a 32bit data bus. 36 address registers only allows paging - it is not PAE support.

Only Xeon had 36bits for RAM. Xeon supported 8GB RAM total. The 8GB was split into 2x 4GB memory banks accessed one bank at a time. The 32bit + 4bit bus allowed a segment selector. (Xeon was technically a 36bit CPU).

Onzite. (talk) 23:25, 10 May 2020 (UTC)

No, as that's rubbish. Where's the definition of that per Intel? The article currently has it right Physical Address Extension#Hardware support - the chipset and motherboard etc have to also support 36 bit, which I know myself certainly some non-Xeons did. Widefox; talk 22:09, 1 September 2020 (UTC)

First Linux kernel to support PAE

The section says 2.3.23 but under the old scheme odd numbers were development kernels (2.2 series was the release, 2.3 was concurrent and the development space for what would ship as 2.4). Would probably make sense to also mention which kernel was the first to ship with PAE, since no released distro would use a development kernel. --97.115.191.42 (talk) 03:44, 1 May 2022 (UTC)

Categories: