Misplaced Pages

Freescale 683XX: Difference between revisions

Article snapshot taken from Wikipedia with creative commons attribution-sharealike license. Give it a read and then ask your questions in the chat. We can research this topic together.
Browse history interactively← Previous editContent deleted Content addedVisualWikitext
Revision as of 04:57, 4 June 2004 editTemplate namespace initialisation script (talk | contribs)5 editsNo edit summary← Previous edit Latest revision as of 20:18, 21 June 2024 edit undoBoleyn (talk | contribs)Autopatrolled, Extended confirmed users, Page movers, New page reviewers, Pending changes reviewers307,299 edits typo 
(44 intermediate revisions by 38 users not shown)
Line 1: Line 1:
]
⚫ The '''Motorola 683XX''' aka '''CPU32''' is a family of compatible ]s that use a ] ] ] core. The family was designed using software that compiles a computer language into hardware.
]
]
{{onesource|date=July 2018}}
⚫ The '''Freescale 683xx''' (formerly '''Motorola 683xx''') is a family of compatible ]s by ] that use a ]-based ] core. The family was designed using a ], making the parts synthesizable, and amenable to improved fabrication processes, such as die shrinks.


There are two CPU cores used in the 683xx family: the ] and the CPU32. The instruction set of the CPU32 core is similar to the ] without ] instructions, and with a few instructions unique to the CPU32 core, such as table lookup and interpolate instructions, and a low-power stop mode.
⚫ The submodules of the microcontroller were designed independently and released as new CPUs could be tested. This process let the architects perform "design-ahead" so that when silicon technlogies were available, Motorola had designs ready to implement and go to market.


⚫ The modules of the microcontroller were designed independently and released as new CPUs could be tested. This process let the architects perform "design-ahead" so that when silicon technologies were available, Motorola had designs ready to implement and go to market. Many of these submodules have been carried forward into the ] line of processors.
⚫ The microcontrollers consist of a series of parts, connected by an internal bus:
⚫ *The CPU core, designed to minimize transistors while maximizing performance. The CPU has a high-speed clocked serial debugger interface called "background debug mode." The 683XX-series was the first to have a clocked serial interface to the CPU to perform debugging. Now, many CPUs use a standard serial test interface for this purpose.
⚫ *The SIM (System Interface Module), which eliminates much "glue logic" by decoding addresses into control signals. It also provides a clock generator, watchdogs for various system operations, access to most processor pins as parallel ports, and a periodic timer. It also provides an interrupt controller.
⚫ *The Timing Processor Unit (TPU), which performs almost any timing related task: timers, counters, proportional pulse width control, pulse width measurement, pulse generation, stepper motor controllers, quadrature detection, etc.


⚫ The microcontrollers consist of a series of modules, connected by an internal bus:
Optional extra facilities are:
*A ] CPU core, capable of running at any clock speed from dead stop to maximum rated speed (25 or 33 MHz).
⚫ *An auxiliary ] doubles as a programmable microcontroller store for the TPU, and Motorola gives the development system and ] away for free.
*A CPU core designed to minimize transistors while maximizing performance.
⚫ *Some earlier models have two conventional counter-timers.
⚫ *A high-speed clocked serial interface for debugging called ] (BDM). The 683xx-series was the first to have a clocked serial interface to the CPU to perform debugging. Now, many CPUs use a standard serial test interface, usually ], for this purpose.
*Some models have a ].
⚫ *The SIM (System Integration Module), which eliminates much ] by providing chip selects and address decoding. The SIM also provides a clock generator, watchdogs for various system operations, configuration of processor pins, a periodic timer, and an interrupt controller.
*Most models has a "serial peripheral interface", a clocked serial interface that can rapidly load bits into an external device.
*Most models have a serial ].


Other modules available on various processors in the 683xx family are:
{{Motorola_microcontrollers}}
⚫ *The Timing Processor Unit (TPU), which performs almost any timing related task: timers, counters, proportional pulse width control, pulse width measurement, pulse generation, stepper motor controllers, quadrature detection, etc. Freescale gives the development system and ] away for free.
⚫ *An auxiliary ] (RAM) doubles as a programmable microcontroller store for the TPU.
⚫ *Some early models have two conventional counter-timers.
*A general purpose timer (GPT) module provides pulse accumulators, capture/compare, and ] capabilities.
*Some models have a ] in the form of a ] (CPM) and serial communications controllers (SCC) which can be interfaced to ] or ] busses.
*Most models have a queued serial module (QSM) which provides both synchronous ] (SPI), and logic-level ] ] capabilities.

Motorola announced the 68341 and 68349 processors in 1993. The 68349, known as the ''Dragon I'' was designed to run the ] platform from ] for use in personal communicator devices. The 68341 was aimed at home entertainment and educational systems such as the ] ] and in low-cost, low-power solutions generally.<ref name="macweek19930524_motorola">{{ cite magazine | url=https://archive.org/details/MacWEEKV07N21/page/n3/mode/1up | title=Motorola post processor plans | magazine=MacWEEK | last1=Norr | first1=Henry | date=24 May 1993 | access-date=6 May 2024 | pages=4 }}</ref>

==See also==
* ] (Quad Integrated Communications Controller)

==References==
{{reflist}}

==External links==
*

{{Motorola microcontrollers}}

]
]
]

Latest revision as of 20:18, 21 June 2024

Motorola MC68302 microcontroller
Motorola MC68302 die
XC68360RC25B CPU in PGA
This article relies largely or entirely on a single source. Relevant discussion may be found on the talk page. Please help improve this article by introducing citations to additional sources.
Find sources: "Freescale 683XX" – news · newspapers · books · scholar · JSTOR (July 2018)

The Freescale 683xx (formerly Motorola 683xx) is a family of compatible microcontrollers by Freescale that use a Motorola 68000-based CPU core. The family was designed using a hardware description language, making the parts synthesizable, and amenable to improved fabrication processes, such as die shrinks.

There are two CPU cores used in the 683xx family: the 68EC000 and the CPU32. The instruction set of the CPU32 core is similar to the 68020 without bitfield instructions, and with a few instructions unique to the CPU32 core, such as table lookup and interpolate instructions, and a low-power stop mode.

The modules of the microcontroller were designed independently and released as new CPUs could be tested. This process let the architects perform "design-ahead" so that when silicon technologies were available, Motorola had designs ready to implement and go to market. Many of these submodules have been carried forward into the Coldfire line of processors.

The microcontrollers consist of a series of modules, connected by an internal bus:

  • A fully static CPU core, capable of running at any clock speed from dead stop to maximum rated speed (25 or 33 MHz).
  • A CPU core designed to minimize transistors while maximizing performance.
  • A high-speed clocked serial interface for debugging called background debug mode (BDM). The 683xx-series was the first to have a clocked serial interface to the CPU to perform debugging. Now, many CPUs use a standard serial test interface, usually JTAG, for this purpose.
  • The SIM (System Integration Module), which eliminates much glue logic by providing chip selects and address decoding. The SIM also provides a clock generator, watchdogs for various system operations, configuration of processor pins, a periodic timer, and an interrupt controller.

Other modules available on various processors in the 683xx family are:

  • The Timing Processor Unit (TPU), which performs almost any timing related task: timers, counters, proportional pulse width control, pulse width measurement, pulse generation, stepper motor controllers, quadrature detection, etc. Freescale gives the development system and code away for free.
  • An auxiliary random-access memory (RAM) doubles as a programmable microcontroller store for the TPU.
  • Some early models have two conventional counter-timers.
  • A general purpose timer (GPT) module provides pulse accumulators, capture/compare, and pulse-width modulation capabilities.
  • Some models have a network interface processor in the form of a communication processor module (CPM) and serial communications controllers (SCC) which can be interfaced to Ethernet or HDLC busses.
  • Most models have a queued serial module (QSM) which provides both synchronous Serial Peripheral Interface (SPI), and logic-level RS-232 UART capabilities.

Motorola announced the 68341 and 68349 processors in 1993. The 68349, known as the Dragon I was designed to run the Magic Cap platform from General Magic for use in personal communicator devices. The 68341 was aimed at home entertainment and educational systems such as the Philips CD-i and in low-cost, low-power solutions generally.

See also

  • QUICC (Quad Integrated Communications Controller)

References

  1. Norr, Henry (24 May 1993). "Motorola post processor plans". MacWEEK. p. 4. Retrieved 6 May 2024.

External links

Motorola-Freescale-NXP processors and microcontrollers
Processors
Industrial control unit
6800 family
68000 family
Embedded system 68k-variants
88000
Floating-point coprocessors (FPUs)
Memory management units (MMU)
PowerPC family
ARM
Microcontrollers
8-bit
16/32-bit
24-bit
32-bit
Categories: