| Revision as of 00:40, 27 January 2007 edit82.24.170.123 (talk)No edit summary← Previous edit | Latest revision as of 05:01, 21 June 2009 edit undoRadagast83 (talk | contribs)18,709 edits completed merger | ||
| (17 intermediate revisions by 14 users not shown) | |||
| Line 1: | Line 1: | ||
| #REDIRECT ] | |||
| In ] design, '''library''' often refers to a collection of cells, macros or functional units that perform common operations and are used to build more complex logic blocks. | |||
| A standard cell library is a collection of low level logic functions such as AND, OR, INVERT, flip-flops, latches and buffers. These cells are realized as fixed height, variable width full custom cells. The key aspect with these libraries is that they are of a fixed height, which enables them to be placed in rows, easing the process of automated digital layout. The cells are typically optimised full custom layouts, which maximise delays and minimise area. | |||
| A typical standard cell library contains two main components: | |||
| 1) Timing Abstract (This is generally in the Synopsys Liberty format) - This provides functional definitions, timing, power and noise information for each cell. | |||
| 2) Layout Abstract - These contain reduced information about the cell layouts, which is sufficent for automated "Place and Route" tools (Common formats that are in use are the Cadence LEF format, and the Synopsys Milkyway format) | |||
| They also may contain the following aditional components: | |||
| 1) A full layout of the cells | |||
| 2) Spice models of the cells | |||
| 3) Verilog models or VHDL Vital models | |||
| An example is a simple XOR logic gate, which can be formed from OR, INVERT and AND gates. <!-- I believe this is a relevant example. If someone can verify this, please feel free to remove this comment --> | |||
| {{Electro-stub}} | |||
| ((electro-dictionaries)) | |||
Latest revision as of 05:01, 21 June 2009
Redirect to: