Talk:Physical Address Extension: Difference between revisions

Browse history interactively ← Previous editContent deleted Content addedVisual WikitextInline

Revision as of 03:37, 15 October 2016 editClueBot III (talk \| contribs)Bots1,373,549 editsm Archiving 1 discussion to Talk:Physical Address Extension/Archives/2016/July. (BOT)← Previous edit		Latest revision as of 16:39, 16 February 2024 edit undoQwerfjkl (bot) (talk \| contribs)Bots, Mass message senders4,012,214 edits Implementing WP:PIQA (Task 26)Tag: Talk banner shell conversion
(77 intermediate revisions by 21 users not shown)
Line 1:		Line 1:
	{{talkheader}}		{{talkheader}}
			{{WikiProject banner shell\|class=C\|
	{{WikiProjectBannerShell\|1=
	{{WikiProject Microsoft Windows\|~~class=C\|importance=Mid\|computing-~~importance=~~mid~~}}		{{WikiProject Microsoft Windows\|importance=Low}}
	{{WikiProject Computing~~\|class=C~~\|importance=~~Mid~~}}		{{WikiProject Computing\|importance=Low}}
			{{WikiProject Linux \|importance=Low}}
			{{WikiProject Apple Inc. \|importance=Low}}
	}}		}}

	{{User:ClueBot III/ArchiveThis		{{User:ClueBot III/ArchiveThis
	\|archiveprefix=Talk:Physical Address Extension/Archives/		\|archiveprefix=Talk:Physical Address Extension/Archives/
Line 16:		Line 17:
	}}		}}

			== PAE Xeon only ==
	== "offset within page" does not come from the page-table entry ==

	The phrase should surely be . <!-- Template:Unsigned IP --><small class="autosigned">— Preceding ] comment added by ] (]) 23:56, 12 October 2016 (UTC)</small> <!--Autosigned by SineBot-->

	: You are of course correct - and nice catch, that's been on the page for a long time. You can of course make the change yourself if you want. Be ] ! ] (]) 03:08, 13 October 2016 (UTC)

			It should be made clear the only IA-32 processor which supported Physical Address Extension as defined by Intel was Xeon. PAE requires BOTH 36 address registers AND 36bit data bus for RAM.
	: Great, I agree with you, not "from the linear virtual address...", but ''from the linear address''. We could keep differentiating simplify linear addressing from virtual address, because the latter could also used to represents the former. <!-- Template:Unsigned --><small class="autosigned">— Preceding ] comment added by ] (] • ]) 00:44, 15 October 2016 (UTC)</small> <!--Autosigned by SineBot-->

			All IA-32 processors had at most a 32bit data bus. 36 address registers only allows paging - it is not PAE support.
	== " they defined an enhanced version of PAE", How Can We Interpret this "Enhanced Version"? ==

			Only Xeon had 36bits for RAM. Xeon supported 8GB RAM total. The 8GB was split into 2x 4GB memory banks accessed one bank at a time. The 32bit + 4bit bus allowed a segment selector.
	Misplaced Pages.org always have a lot of ''invented'' words by a lot of so called ''famous'' ''professionals''. Maybe those are the prominent features of wiki articles. We read, we learn and we appreciate all the motivations around them all.
			(Xeon was technically a 36bit CPU).

			] (]) 23:25, 10 May 2020 (UTC)
	Paging scheme, which AMD64 architecture adopted, is similar with the scheme using in the PAE, and also further extended into an additional paging level. So this "enhanced", we could see at this point. But is it an enhanced version of PAE? In order to answer this question, we have to take a deeper look at what PAE really is!

			:No, as that's rubbish. Where's the definition of that per Intel? The article currently has it right ] - the chipset and motherboard etc have to also support 36 bit, which I know myself certainly some non-Xeons did. <span class="vcard"><span class="fn">]</span>; ]</span> 22:09, 1 September 2020 (UTC)
	PAE is short for Physical Address(ing) Extension, from 16-bit to 32-bit, we call it an expansion. But from 32-bit towards 36-bit and even more, we could only call it an extension. For this extension, we could ensure that the extended part is not easy to touch, in other words, the map between 32-bit and 36-bit is not easily and directly one-to-one mapped, but further taking advantage of paging capability. So PAE, is not only an extension of Physical Address, but also an extension of paging found in Intel 80386.

			== First Linux kernel to support PAE ==
	Now we have to take a look at paging in AMD64, this is a partial-to-partial paging schema, 48-bit linear address towards to up to 48-bit physical address. Obviously, there is no extension, so paging in AMD64 is not an PAE enabled, but just like another version of paging found in 80386, designed for 64-bit computing. Without changing the current scheme, it is hard to page 48-bit or more linear address to physical address larger than what 48-bit address could represent. This ensures the presumption that there is no extension at all once again.

			The section says 2.3.23 but under the old scheme odd numbers were development kernels (2.2 series was the release, 2.3 was concurrent and the development space for what would ship as 2.4). Would probably make sense to also mention which kernel was the first to ship with PAE, since no released distro would use a development kernel. --] (]) 03:44, 1 May 2022 (UTC)
	So "They defined an enhanced version of PAE" is logically wrong. We could make a little bit correction towards it, i.e. '''they defined an enhanced version of paging scheme found in PAE'''. That would be much better. <!-- Template:Unsigned --><small class="autosigned">— Preceding ] comment added by ] (] • ]) 00:34, 15 October 2016 (UTC)</small> <!--Autosigned by SineBot-->

Latest revision as of 16:39, 16 February 2024

This is the talk page for discussing improvements to the Physical Address Extension article.
This is not a forum for general discussion of the article's subject.

Put new text under old text. Click here to start a new topic.
New to Misplaced Pages? Welcome! Learn to edit; get help.

Article policies

Find sources: Google (books · news · scholar · free images · WP refs) · FENS · JSTOR · TWL

This article is rated C-class on Misplaced Pages's content assessment scale.
It is of interest to the following WikiProjects:

Microsoft Windows: Computing Low‑importance

	This article is within the scope of WikiProject Microsoft Windows, a collaborative effort to improve the coverage of Microsoft Windows on Misplaced Pages. If you would like to participate, please visit the project page, where you can join the discussion and see a list of open tasks.Microsoft WindowsWikipedia:WikiProject Microsoft WindowsTemplate:WikiProject Microsoft WindowsMicrosoft Windows
Low	This article has been rated as Low-importance on the project's importance scale.
	This article is supported by WikiProject Computing.

Computing Low‑importance

	This article is within the scope of WikiProject Computing, a collaborative effort to improve the coverage of computers, computing, and information technology on Misplaced Pages. If you would like to participate, please visit the project page, where you can join the discussion and see a list of open tasks.ComputingWikipedia:WikiProject ComputingTemplate:WikiProject ComputingComputing
Low	This article has been rated as Low-importance on the project's importance scale.

Linux Low‑importance

	Linux portal This article is within the scope of WikiProject Linux, a collaborative effort to improve the coverage of Linux on Misplaced Pages. If you would like to participate, please visit the project page, where you can join the discussion and see a list of open tasks.LinuxWikipedia:WikiProject LinuxTemplate:WikiProject LinuxLinux
Low	This article has been rated as Low-importance on the project's importance scale.

Apple Inc. Low‑importance

	This article is within the scope of WikiProject Apple Inc., a collaborative effort to improve the coverage of Apple, Mac, iOS and related topics on Misplaced Pages. If you would like to participate, please visit the project page, where you can join the discussion and see a list of open tasks.Apple Inc.Misplaced Pages:WikiProject Apple Inc.Template:WikiProject Apple Inc.Apple Inc.
Low	This article has been rated as Low-importance on the project's importance scale.

Archives (Index)

This page is archived by ClueBot III.

PAE Xeon only

It should be made clear the only IA-32 processor which supported Physical Address Extension as defined by Intel was Xeon. PAE requires BOTH 36 address registers AND 36bit data bus for RAM.

All IA-32 processors had at most a 32bit data bus. 36 address registers only allows paging - it is not PAE support.

Only Xeon had 36bits for RAM. Xeon supported 8GB RAM total. The 8GB was split into 2x 4GB memory banks accessed one bank at a time. The 32bit + 4bit bus allowed a segment selector. (Xeon was technically a 36bit CPU).

Onzite. (talk) 23:25, 10 May 2020 (UTC)

No, as that's rubbish. Where's the definition of that per Intel? The article currently has it right Physical Address Extension#Hardware support - the chipset and motherboard etc have to also support 36 bit, which I know myself certainly some non-Xeons did. Widefox; talk 22:09, 1 September 2020 (UTC)

First Linux kernel to support PAE

The section says 2.3.23 but under the old scheme odd numbers were development kernels (2.2 series was the release, 2.3 was concurrent and the development space for what would ship as 2.4). Would probably make sense to also mention which kernel was the first to ship with PAE, since no released distro would use a development kernel. --97.115.191.42 (talk) 03:44, 1 May 2022 (UTC)

Categories: