| Revision as of 00:49, 27 January 2007 editChris the speller (talk | contribs)Autopatrolled, Extended confirmed users, Pending changes reviewers867,006 editsm Correcting spelling: sufficent->sufficient, format lists← Previous edit | Revision as of 18:08, 2 April 2007 edit undoRjwilmsi (talk | contribs)Extended confirmed users, Pending changes reviewers, Rollbackers931,877 editsm Typo & format fixing, Typos fixed: aditional → additional,, added wikify tag using AWBNext edit → | ||
| Line 1: | Line 1: | ||
| {{Wikify|April 2007}} | |||
| In ] design, '''library''' often refers to a collection of cells, macros or functional units that perform common operations and are used to build more complex logic blocks. | In ] design, '''library''' often refers to a collection of cells, macros or functional units that perform common operations and are used to build more complex logic blocks. | ||
| Line 7: | Line 9: | ||
| #Layout Abstract (Common formats that are in use are the Cadence LEF format, and the Synopsys Milkyway format)<br>These contain reduced information about the cell layouts, which is sufficient for automated "Place and Route" tools. | #Layout Abstract (Common formats that are in use are the Cadence LEF format, and the Synopsys Milkyway format)<br>These contain reduced information about the cell layouts, which is sufficient for automated "Place and Route" tools. | ||
| They also may contain the following |
They also may contain the following additional components: | ||
| #A full layout of the cells | #A full layout of the cells | ||
| #Spice models of the cells | #Spice models of the cells | ||
| Line 15: | Line 17: | ||
| An example is a simple XOR logic gate, which can be formed from OR, INVERT and AND gates. <!-- I believe this is a relevant example. If someone can verify this, please feel free to remove this comment --> | An example is a simple XOR logic gate, which can be formed from OR, INVERT and AND gates. <!-- I believe this is a relevant example. If someone can verify this, please feel free to remove this comment --> | ||
| ⚫ | ((electro-dictionaries)) | ||
| {{Electro-stub}} | {{Electro-stub}} | ||
| ⚫ | ((electro-dictionaries)) | ||
Revision as of 18:08, 2 April 2007
 | Template:Wikify is deprecated. Please use a more specific cleanup template as listed in the documentation. |
In electronic design, library often refers to a collection of cells, macros or functional units that perform common operations and are used to build more complex logic blocks.
A standard cell library is a collection of low level logic functions such as AND, OR, INVERT, flip-flops, latches and buffers. These cells are realized as fixed height, variable width full custom cells. The key aspect with these libraries is that they are of a fixed height, which enables them to be placed in rows, easing the process of automated digital layout. The cells are typically optimised full custom layouts, which maximise delays and minimise area.
A typical standard cell library contains two main components:
- Timing Abstract (This is generally in the Synopsys Liberty format)
This provides functional definitions, timing, power and noise information for each cell. - Layout Abstract (Common formats that are in use are the Cadence LEF format, and the Synopsys Milkyway format)
These contain reduced information about the cell layouts, which is sufficient for automated "Place and Route" tools.
They also may contain the following additional components:
- A full layout of the cells
- Spice models of the cells
- Verilog models or VHDL Vital models
- Parasitic extraction models
- DRC rule decks
An example is a simple XOR logic gate, which can be formed from OR, INVERT and AND gates.
((electro-dictionaries))