| Revision as of 13:06, 24 April 2007 editSmackBot (talk | contribs)3,734,324 editsm Date/fix the maintenance tags or gen fixes← Previous edit | Revision as of 01:39, 30 September 2007 edit undoCesarB (talk | contribs)Administrators14,429 editsm rm strange leftover textNext edit → | ||
| Line 17: | Line 17: | ||
| An example is a simple XOR logic gate, which can be formed from OR, INVERT and AND gates. <!-- I believe this is a relevant example. If someone can verify this, please feel free to remove this comment --> | An example is a simple XOR logic gate, which can be formed from OR, INVERT and AND gates. <!-- I believe this is a relevant example. If someone can verify this, please feel free to remove this comment --> | ||
| ((electro-dictionaries)) | |||
| {{electronics-stub}} | {{electronics-stub}} | ||
Revision as of 01:39, 30 September 2007
 | Template:Wikify is deprecated. Please use a more specific cleanup template as listed in the documentation. |
In electronic design, library often refers to a collection of cells, macros or functional units that perform common operations and are used to build more complex logic blocks.
A standard cell library is a collection of low level logic functions such as AND, OR, INVERT, flip-flops, latches and buffers. These cells are realized as fixed height, variable width full custom cells. The key aspect with these libraries is that they are of a fixed height, which enables them to be placed in rows, easing the process of automated digital layout. The cells are typically optimised full custom layouts, which maximise delays and minimise area.
A typical standard cell library contains two main components:
- Timing Abstract (This is generally in the Synopsys Liberty format)
This provides functional definitions, timing, power and noise information for each cell. - Layout Abstract (Common formats that are in use are the Cadence LEF format, and the Synopsys Milkyway format)
These contain reduced information about the cell layouts, which is sufficient for automated "Place and Route" tools.
They also may contain the following additional components:
- A full layout of the cells
- Spice models of the cells
- Verilog models or VHDL Vital models
- Parasitic extraction models
- DRC rule decks
An example is a simple XOR logic gate, which can be formed from OR, INVERT and AND gates.
 | This electronics-related article is a stub. You can help Misplaced Pages by expanding it. |