| Revision as of 23:34, 14 November 2007 edit99.234.143.112 (talk)No edit summary← Previous edit | Revision as of 14:00, 21 February 2008 edit undo210.212.4.234 (talk)No edit summaryNext edit → | ||
| Line 17: | Line 17: | ||
| #DRC rule decks | #DRC rule decks | ||
| An example is a simple XOR logic gate, which can be formed from OR, INVERT and AND gates. |
An example is a simple XOR logic gate, which can be formed from OR, INVERT and AND gates. | ||
| There are many gates available in the electronics library they are simply implemented in the circuit through ICs different ics are available for different logic gates and certain code words are defined for them. | |||
| Two logic which can be used to implement any logic gate are NAND and NOR gate.So this logic gates are called UNIVERSAL logic gates.]<!-- I believe this is a relevant example. If someone can verify this, please feel free to remove this comment --> | |||
| {{electronics-stub}} | {{electronics-stub}} | ||
Revision as of 14:00, 21 February 2008
 | It has been suggested that this article be merged into Standard cell and Talk:Standard cell#Proposed_merge_from_Library_.28electronics.29. (Discuss) Proposed since October 2007. |
 | Template:Wikify is deprecated. Please use a more specific cleanup template as listed in the documentation. |
In electronic design, library often refers to a collection of cells, macros or functional units that perform common operations and are used to build more complex logic blocks.
A standard cell library is a collection of low level logic functions such as AND, OR, INVERT, flip-flops, latches and buffers. These cells are realized as fixed height, variable width full custom cells. The key aspect with these libraries is that they are of a fixed height, which enables them to be placed in rows, easing the process of automated digital layout. The cells are typically optimised full custom layouts, which minimise delays and area.
A typical standard cell library contains two main components:
- Timing Abstract (This is generally in the Synopsys Liberty format)
This provides functional definitions, timing, power and noise information for each cell. - Layout Abstract (Common formats that are in use are the Cadence LEF format, and the Synopsys Milkyway format)
These contain reduced information about the cell layouts, which is sufficient for automated "Place and Route" tools.
They also may contain the following additional components:
- A full layout of the cells
- Spice models of the cells
- Verilog models or VHDL Vital models
- Parasitic extraction models
- DRC rule decks
An example is a simple XOR logic gate, which can be formed from OR, INVERT and AND gates. There are many gates available in the electronics library they are simply implemented in the circuit through ICs different ics are available for different logic gates and certain code words are defined for them. Two logic which can be used to implement any logic gate are NAND and NOR gate.So this logic gates are called UNIVERSAL logic gates.Link title
 | This electronics-related article is a stub. You can help Misplaced Pages by expanding it. |