Revision as of 17:16, 9 December 2019 editSineBot (talk | contribs)Bots2,555,318 editsm Signing comment by 128.86.177.225 - ""← Previous edit | Revision as of 15:05, 19 September 2020 edit undoClueBot III (talk | contribs)Bots1,372,449 editsm Archiving 2 discussions to Talk:SPARC/Archives/2017. (BOT)Next edit → | ||
Line 12: | Line 12: | ||
Famous Runescape player Sparc Mac was inspired by the SPARC architecture for his Runescape username. This would be worth adding into the main article <!-- Template:Unsigned IP --><small class="autosigned">— Preceding ] comment added by ] (]) 17:15, 9 December 2019 (UTC)</small> <!--Autosigned by SineBot--> | Famous Runescape player Sparc Mac was inspired by the SPARC architecture for his Runescape username. This would be worth adding into the main article <!-- Template:Unsigned IP --><small class="autosigned">— Preceding ] comment added by ] (]) 17:15, 9 December 2019 (UTC)</small> <!--Autosigned by SineBot--> | ||
== DFP == | |||
There is a claim that some Fujitsu SPARC processors have hardware implementations of decimal floating point. I don't see a reference for this, though, so I looked here. Does anyone here know about that? ] (]) 20:52, 18 September 2017 (UTC) | |||
:I presume you have seen ] ("Fujitsu also has Sparc processors with DFP in hardware"). | |||
:I have never seen any definitive reference to DFP op-codes for any Fujitsu SPARC processor, but given Fujitsu ported their BS2000/OSD mainframe operating system (inherited from Siemens) to SPARC in the early 2000s, it would not be totally surprising to find they had either customised cores, or DFP co-processors (using the traditional SPARC co-processor interface) lurking in their SX series mainframes somewhere - Fujitsu SX mainframes might be a good place to start looking. | |||
:Secondly, the SPARC64V was loosely based on the 1999 Fujitsu GS8900 (non-SPARC) mainframe processor, so *just might* therefore have some poorly-documented DFP capabilities hidden away somewhere, perhaps only available when loaded with "mainframe" microcode. | |||
:The (Fujitsu) ], microSPARC-II and ] did not have DFP in hardware (except possibly using an external co-processor). | |||
:Good luck with your search, remember to post any interesting results back here. ] (]) 11:08, 19 September 2017 (UTC) | |||
== Soft-Cores versus Concrete Implementations == | |||
Not too happy that "LEON4" is in the main table, with most of the fields blanked out (because it is a ***configurable*** VHDL "soft-core" rather than an actual microprocessor). Replacing it with a concrete implementation, eg: Cobham Gaisler GR740, where the data-fields *can* be filled-in, sounds like a better way to go. | |||
Perhaps this page should have a separate summary paragraph listing the known SPARC soft-cores: OpenSPARC T1/T2; ERC32; the LEON series (with a link to the LEON Misplaced Pages article for the gory details); and so on. ] (]) 12:34, 19 September 2017 (UTC) | |||
Thoughts? | |||
: Alternative suggestion: could use eg: LEON4 or LEON3 as the generic-/code-name ("micro-architectural name"), and eg: GR740 or GR712RC as the specific model name ("concrete implementation name"). ] (]) 12:34, 19 September 2017 (UTC) | |||
:: I have adopted the alternative suggestion, and updated the main article page accordingy. ] (]) 14:32, 19 September 2017 (UTC) | |||
== Infrant IT3103 and IT3107 == | == Infrant IT3103 and IT3107 == |
Revision as of 15:05, 19 September 2020
This is the talk page for discussing improvements to the SPARC article. This is not a forum for general discussion of the article's subject. |
|
Find sources: Google (books · news · scholar · free images · WP refs) · FENS · JSTOR · TWL |
Computing C‑class High‑importance | |||||||||||||
|
Archives (Index) |
This page is archived by ClueBot III. |
Sparc Mac's OSRS name
Famous Runescape player Sparc Mac was inspired by the SPARC architecture for his Runescape username. This would be worth adding into the main article — Preceding unsigned comment added by 128.86.177.225 (talk) 17:15, 9 December 2019 (UTC)
Infrant IT3103 and IT3107
- http://www.businesswire.com/news/home/20050404005773/en/Infrant-Technologies-Introduces-IT3100-Network-Storage-Processor
- http://www.eetimes.com/document.asp?doc_id=1195625
- http://debugmo.de/2007/07/running-own-code-on-the-infrant-readynas/
As concrete (and heavily productized!) examples of embedded SPARC, it would be useful if we could dig up more information on the Infrant Technologies' IT3103 and IT3107 LEON2-based SPARC processors used in the Infrant (later NetGear) ReadyNAS NV1 boxes starting from 2005; eg configured on-chip cache sizes, process-node/die-size, power (W), no. I/O pins. We can surmise some details from the non-configurable parts of LEON2 (ie: threads/cores, arch. version) and some from the press releases and historical product brochures (ie: year 2005). Shelldozer (talk) 14:03, 19 September 2017 (UTC)
Open and Royalty free
The Template:Infobox CPU architecture currently says the instruction set is "open" and "royalty free".
- royalty free means, that – in contrast to the x86 or the ARM instruction set – anybody is free to implement an own microarchitecture base on it. Am I correct?
- what does "open" mean? User:ScotXW 10:14, 3 March 2018 (UTC)
Oracle SPARC and Solaris Public Roadmap pdf not found
Oracle SPARC and Solaris Public Roadmap pdf link should be updated or removed. — Preceding unsigned comment added by Vitor.Alcantara.de.Almeida (talk • contribs) 14:12, 10 January 2019 (UTC)
- There doesn't appear to be any updated version, so I removed it.--NapoliRoma (talk) 07:07, 11 January 2019 (UTC)