This is an old revision of this page, as edited by Thijs!bot (talk | contribs) at 14:24, 26 October 2007 (robot Adding: it:Specchio di corrente). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.
Revision as of 14:24, 26 October 2007 by Thijs!bot (talk | contribs) (robot Adding: it:Specchio di corrente)(diff) ← Previous revision | Latest revision (diff) | Newer revision → (diff)A current mirror is a circuit designed to copy a current through one active device by controlling the current in another active device of a circuit, keeping the output current constant regardless of loading. The current being 'copied' can be, and sometimes is, a varying signal current. Conceptually, an ideal current mirror is simply an ideal current amplifier with unity current gain.
BJT Current Mirror
Operation
Transistor Q1 is connected such that it behaves as a forward-biased diode. The constant current through it (due to R1 and Vs) is determined mainly by the series resistance R1 as long as Vs is significantly larger than 0.7V, the typical forward VBE voltage for a silicon BJT. It is important to have Q1 in the circuit instead of a regular diode because, assuming the two transistors are closely matched, the base current for each transistor should be nearly identical since VBE for each transistor is identical. With nearly identical base currents, the matched transistors should then have nearly identical collector currents as long as VCE2 is not significantly larger than VBE. If VCE2 is much larger than VBE, the collector current in Q2 will be somewhat larger than for Q1 due to the Early effect and further, Q2 may get substantially hotter that Q1 due to the associated higher power dissipation. When this occurs, the transistors will no longer be matched. To maintain matching, the temperature of the transistors must be nearly the same. In integrated circuits and transistor arrays where both transistors are on the same die, this is easy to achieve. But if the two transistors are widely separated, the precision of the current mirror will not be stable.
Additional matched transistors can be connected to the same base and will supply the same collector current. In other words, the right half of the circuit can be duplicated several times with differing values of R2 on each. Note, however, that each additional right-half transistor "steals" a bit of collector current from Q1 due to the non-zero base currents of the right-half transistors. This will result in a small reduction in the programmed current.)
Circuit analysis
The current through R1 is given by:
Where is the collector current of Q1, is the base current of Q1, is the base current of Q2.
The collector current of Q1 is given by:
Where is the DC current gain of Q1. If Q1 and Q2 are perfectly matched, of Q2 will be:
- where VA is the Early voltage.
Because VBE1 = VBE2 and Q1 and Q2 are matched, IB1 = IB2.
After substituting and rewriting, the collector current in Q2 is given by:
If , then
Typical values of will yield a current match of 1% or better. Even better accuracy and precision can be achieved with more sophisticated current mirrors, such as the Widlar current source, Cascoded current sources and Wilson current source.
MOSFET Current Mirror
Operation
Transistor T1 is operating in the saturation region, and so is T2. In this setup, the output current Iout will be directly related to Iref. Id is a function of the gate source voltage of a transistor given by Id = f(Vgs). This is a relationship derived from the functionality of MOSFET technology. In the case of a current mirror, Id = Iref. Thus Iref is a function of Vgs. Iref is known and normally provided by a band-gap reference circuit. By this same relationship we find Iout. Iout = Id is also a function of Vgs. As we are able to derive Vgs from Iref based on properties of the transistor, this same Vgs applies to transistor T2 in the diagram. This principle works because both transistors T1 & T2 have good matching of their properties such as channel length and doping concentrations. The source terminals of both transistors are also biased to the same voltage so that the Vgs property can be applied. At this point the relationship of f(Vgs) = Iout is applied thus finding that Iout = Iref. Is can also be shown that Vds (drain-source voltage) of each transistor is the same. The Id equation that describes this principle is –
where,
µ and C are constants associated with the transitor, W/L is the width to length ratio of the transistor, Vgs is the gate-source voltage, Vt is the threshold voltage, λ is the channel length modulation constant, and Vds is the drain source voltage.
See also
References
- Gray, Paul (2001). Analysis and Design of Analog Integrated Circuits. Wiley. ISBN 0-471-32168-0.
{{cite book}}
: Unknown parameter|coauthors=
ignored (|author=
suggested) (help)