This is an old revision of this page, as edited by 122.61.41.43 (talk) at 23:44, 10 May 2020 (→PAE Xeon only: correction.). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.
Revision as of 23:44, 10 May 2020 by 122.61.41.43 (talk) (→PAE Xeon only: correction.)(diff) ← Previous revision | Latest revision (diff) | Newer revision → (diff)This is the talk page for discussing improvements to the Physical Address Extension article. This is not a forum for general discussion of the article's subject. |
|
Find sources: Google (books · news · scholar · free images · WP refs) · FENS · JSTOR · TWL |
This article has not yet been rated on Misplaced Pages's content assessment scale. It is of interest to the following WikiProjects: | ||||||||||||||||||||||||
Please add the quality rating to the {{WikiProject banner shell}} template instead of this project banner. See WP:PIQA for details.
{{WikiProject banner shell}} template instead of this project banner. See WP:PIQA for details.
|
Archives (Index) |
This page is archived by ClueBot III. |
32 bit Windows specific
If the Microsoft Windows discussed is specific to 32 bit, then it would be more clearer to put them in the header. As many people who reads the page for quick reference may miss this detail.
Tsenapathy (talk) 17:40, 29 November 2018 (UTC)
- PAE is a processor feature. Information about support in specific OSs (Windows or otherwise) therefore does not belong in the article header. The processor feature would exist even if no OSs supported it. Jeh (talk) 17:59, 29 November 2018 (UTC)
PAE Xeon only
It should be made clear the only IA-32 processor which supported Physical Address Extension as defined by Intel was Xeon. PAE requires BOTH 36 address registers AND 36bit data bus for RAM.
All IA-32 processors had at most a 32bit data bus. 36 address registers only allows paging - it is not PAE support.
Only Xeon had 36bits for RAM. Xeon supported 8GB RAM total. The 8GB was split into 2x 4GB memory banks accessed one bank at a time. The 32bit + 4bit bus allowed a segment selector. (Xeon was technically a 36bit CPU).
Onzite. (talk) 23:25, 10 May 2020 (UTC)
Categories: