Misplaced Pages

The V850 CPU cores

General information
Launched	1994; 30 years ago (1994)
Discontinued	current
Common manufacturer	Renesas Electronics (formerly NEC)
Performance
Max. CPU clock rate	32 kHz to 320 MHz
Data width	32
Address width	32
Cache
L1 cache	configurable
Architecture and classification
Application	Embedded, Mobile equipment, Air conditioner, Automotive
Technology node	0.8 μm to 40 nm
Microarchitecture	V810 (1991), V850 (1994), V850E (1996), V850E1 (1999), V850ES (2002), V850E2 (2004), V850E1F (2005), V850E2v2 (), V850E2v3 (2009), V850E2v4 (2010), V850E2v3S (2011), V850E3v5 (2014)
Instruction set	V800 Series
Extensions	E/E1/E1F/E2/ E2M/E2R/E2S/E3
Number of instructions	v850: 74 v850e: 81 v850e1: 80 (83) v850e1f: 96 v850e2: 89 v850e2v3: 98 V850e3v5:
Physical specifications
Cores	configurable
Products, models, variants
Product code names	μPD70P3xxx μPD703xxx μPD70F3xxx R7F70xxxx
Variant	V850 Family, RH850 Family
History
Predecessor	"V80" CISC core

V850 is a 32-bit RISC CPU architecture produced by Renesas Electronics for embedded microcontrollers. It was designed by NEC as a replacement for their earlier NEC V60 family, and was introduced shortly before NEC sold their designs to Renesas in the early 1990s. It has continued to be developed by Renesas as of 2018.

The V850 architecture is a load/store architecture with 32 32-bit general-purpose registers. It features a compressed instruction set with the most frequently used instructions mapped onto 16-bit half-words.

Intended for use in ultra-low power consumption systems, such as those using 0.5 mW/MIPS, the V850 has been widely used in a variety of applications, including optical disk drives, hard disk drives, mobile phones, car audio, and inverter compressors for air conditioners. Today, microarchitectures primarily focus on high performance and high reliability, such as the dual-lockstep redundant mechanism for the automotive industry; and the V850 and RH850 families are comprehensively used in cars.

The V850/RH850 microcontrollers are also used prominently on non-Japanese automobile marques such as Chevrolet, Chrysler, Dodge, Ford, Hyundai, Jeep, Kia, Opel, Range Rover, Renault and Volkswagen Group brands.

Overview

The V850 is the trademark name for a 32-bit RISC CPU architecture for embedded microcontrollers of Renesas Electronics Corporation. It was originally developed and manufactured by NEC Corporation in the early 1990s (the copyright mark for the microcode on the package shows 1991) as a branch of the V800 Series and is still being evolved today.

Its base-architecture has been succeeded by the V850 family variants, named V850E, V850E1, V850ES, V850E1F, V850E2, V850E2M, V850E2S, and the RH850 family (V850E2M, V850E2S, and V850E3) CPU cores.

Many compilers and debuggers are available from various development tool vendors.

Real-time operating systems are provided by compiler vendors.

In-circuit emulators (ICE) are provided by many vendors. Legacy proven pod-based types—the JTAG-based N-Wire interface with the N-trace type, and the Nexus interface with the Aurora Trace type—are available.

Application systems

The first V850 CPU core was used in many DVD drives manufactured by NEC's and Sony's Optiarc (later wholly owned by Sony). NEC Electronics (currently Renesas Electronics) itself intensively developed application-specific standard products (ASSPs) for SCOMBO Series optical disk drives. This first generation of processor core was also used for hard disk drives manufactured by Quantum Corporation (see photo).

In 1997, the V850/xxn product line started with the V850/SA1 and the V850/SV1 and expanded its application to ultra-lo-power products such as "handy camcorders." It has a main and sub internal oscillator amplifier working from 1.8 V to 3.6 V with external crystal or ceramic resonator. Software STOP mode, whose internal watch timer operates with a 32.768 kHz sub-oscillator, typically consumes only 8μA of electrical current. In 1998, NEC launched the V850/SB1, with IEBus controller, for car audio, an ultra-low-power (3.6 mW@5 V/MIPS) and ultra-low-noise (EMI/EMS) 5 V product. The V850/SC1 was also for car audio. These strategic product line expansions succeeded in increasing the number of devices sold.

This first generation of the V850 core is also used for some NEC mobile phones. It is also used for the programmable-host CPUs of some small form factor GSM/GPRS mobile devices with GPS embedded modem modules.

In the next phase, NEC targeted the automotive industry with a CAN bus controller based on the V850, as the V850/SF1. Later on, the automotive industry became the main target of the V850 and RH850.

The V850E core was targeted at system-on-a-chip (SoC) applications as well as standard products, and was used for some Japanese domestic mobile phones, including Sony Mobile's and NEC's. V850E and V850ES are also used in air conditioning inverter compressors. At this stage, another mass market was its use in car audio. The V850ES core succeeded in the low-power embedded-product line, and is ISA-compatible with the V850E. NEC Electronics (currently, Renesas Electronics) adopted the V850 CPU core for its USB 3.0 controllers.

Around 2005, several companies started a feasibility study for the FlexRay controller on the V850E platform. Yokogawa Digital Computer (currently DTS INSIGHT) developed an evaluation board named GT200 with a V850E/IA1 and a field-programmable gate array (FPGA), which employs the FlexRay controller developed by Bosch.

The V850E2 core primarily targeted automotive areas, but was also used for NEC's mobile phones.

The V850 family line up (based on V850E, V850ES, and V850E2 cores) and the Renesas RH850 family (based on the V850E3 core, as of 2018) are mainly employed in automotive applications as well as inter-equipment connectivity and motor-control specific microcontroller units (MCUs).

Trademark strategy

The V850 is a unregistered trademark but not a registered one. NEC once applied for a trademark to be registered with the Japan Patent Office, but it was rejected, as it was a natural extension of the series number. However, this action has been enough to prevent other people or organizations from registering it as a trademark. In addition, Renesas has been using the V850X/xxn type trademark, such as V850E/MA1, for more than 20 years, because the combination of one alphabetical with two numerical characters cannot be granted as a registered trademark. It is thus free to use without registration.

One exception is V850E/PHO3 (PHOENIX 3, or PHOENIX-FS). Another usage of PHOENIX 3 by Renesas Electronics is the COOL PHOENIX 3, which employs the ARM Cortex-M0 core. PHOENIX 3 is a registered trademark of the 3DO Company as USPTO Reg. 2,009,119.

According to current Renesas Electronics documentation, at least the following strings are regarded as its trademark: "V800 Series", "V850 family", "V850/SA1", "V850/SB1", "V850/SB2", "V850/SF1", "V850/SV1", "V850E/MA1", "V850E/MA2", "V850E/IA1", "V850E/IA2", "V850E/MS1", "V850E/MS2", "V851", "V852", "V853", "V854", "V850", "V850E", and "V850ES".

Because the V850 trademark has been used for more than 20 years, most people do not know that the RH850 family is based on an extension of the V850 instruction set architecture, and has backward compatibility with V850, V850E, V850ES, and V850E2. The RH850 is consequently thought of as being without the legacy software compatibility of the V850.

Development methodology

Because the V850 family was developed as a branch of the V800 series, the basic CPU architecture is inherited from the V810. The instruction set architecture of the first V850 is drastically modified from that of the V810, but the difference is within a patch level from the GNU Compiler Collection point of view. The main purpose of this change is to implement saturation arithmetic at customers' request.

The detailed design methodology of the V810 is described in this journal. The V850 utilizes these design assets; but the datapath logic was changed from dynamic logic to static logic, to enable 32.768 kHz real-time clock frequency operation mode.

The register-transfer level "CPU architecture design" of the V810 is developed with the Functional Description Language (FDL) on the Falcon Simulator software, which are NEC's in-house CAD tools. This methodology is the same as that used for the NEC V60. In the late 1980s, the Verilog HDL had not yet been acquired by Cadence Design Systems. FDL had been used until the middle of the 2000s, and was also used for the development of NEC's super-computer named Earth Simulator.

The difference from V60 is that the circuit diagram was written with a schematic editor, not of Calma but of Mentor Graphics, called NETED, a part of the Design Architect product on Apollo Computer's workstation, which was the major schematic editor at that moment. It enabled designers to generate netlists, such as EDIF and SPICE, for LVS programs like cadence's Dracula products, and NEC's in-house Zycad netlist for logic simulation. Later on, this circuit diagram of NETED was able to generate a gate-level Verilog HDL netlist for V850.

Most of the register-transfer-level FDL netlist was translated to the gate-level schematic by hand, because the logic synthesis had not yet to be practical. The FDL was precisely divided into datapath and random logic. For the datapath part, the gate-level circuit diagram enabled manually repeated artwork. On the other hand, for the random logic part, logic synthesis was tried for generating gate-level schematic, but it was only about 10% of the total circuit.

In addition, formal verification was also not yet practical, which meant that full regression test by dynamic logic simulation was required for the gate-level netlist to compare with the RTL one. For gate-level logic simulation, NEC's in-house CAD tool V-SIM was usually used. But sometimes a hardware emulator, such as Zycad LE simulation accelerator, was used for this purpose. (Refer to:. In this material, the performance of Zycad LE is compared with NEC's HAL, but initial design decade differs.)

Architecture

Basic architecture

The basis of the V810 and V850 has a typical general-purpose registers-based load/store architecture. There are 32 32-bit general-purpose registers. Register 0 (R0) is fixed as the Zero Register which always contains zero. In the V850, R30 is implicitly used by the sld and sst instructions. 16-bit short-format load/store instructions use element pointer (ep), where the addressing mode comprises the base address register ep and immediate-operand offsets. In V850E or later microarchitectures, R3 is implicitly used by PREPARE/DISPOSE; call stack frame creation; and unwinding instructions, as a stack pointer. Compilers' calling conventions also use R3 as the stack pointer.

The original V850 has a simple 5-stage 1-clock pitch pipeline architecture. This is a significant feature of reduced instruction set computers (RISCs). But the object-code size is about half that of the MIPS R3000, because the V810 and V850 adopted 16-bit and 32-bit 2-way form-length instruction formats, respectively, and most of the frequently used instructions are mapped onto a 16-bit half-word. In other words, a 16-bit external bus width is enough to provide instructions continuously without pipeline stalling, which enables low power consumption on the application board, and is suitable for mobile equipment. This concept is similar to Renesas (formerly, Hitachi) SH, ARM Thumb, and MIPS16 instruction set architectures.

In addition, the instruction set is carefully implemented. For example, to execute a function call with a Jump and (Register) Link instruction, which saves the next program counter (PC) on a register (fixed to R31 in V810), is also one of the RISC techniques to reduce the number of instructions. Return from the function can be accoomplished by jmp (jmp in V810) instruction. Typical CISC processors use call and return instructions and push the next PC on their stack memory area.

But V810 and V850 have some microarchitecture differences. The V810 adopts a microprogram operation method for some instructions, such as floating-point arithmetic and bit string operations, while the V850 uses a one-hundred-percent hardwired control method. As a result, for example, the first V850 does not have floating-point arithmetic and bit manipulation instruction sets, including the "find first one/zero" (search 1/0; SCH1x/SCH0x), except for "set/clr/negate a bit" (SET1/CLR1/NOT1). Those extended instruction sets are revived in V850E2x extensions.

Though the V800 series adopts a RISC instruction set architecture, their assembly language is hand-coding friendly. They adopt a straightforward load/store architecture. In addition, the "interlock" mechanism, both for the data hazards and for the branch hazards, are implemented: in other words, an assembly language programmer does not need to consider any delay slots. 32 general-purpose registers provide flexibility for assembly language users. A mixture of hand-assembled codes and C language compiled codes is facilitated by using compiler options, such as "-mno-app-regs" in the Gnu Compiler Collection.

The IN instruction of the V810, which enables unsigned-load from memory-mapped I/O, was removed from the first V850s.

Detailed discussions are available in some old journals.

Instruction set extensions

The V850 series added many instruction set extensions, but all the extensions have backward compatibility. Therefore, old binary software assets work on the new cores.

The first generation of the V850 does not have unsigned load instructions, which had been removed from the V810 (where it was implemented with IN.H and IN.B). Then, in the second generation V850E (V850E1) Series, such unsigned functionality was again added (with LD.HU and LD.BU). In addition, the V850E has some other user-friendly "CISCy" extensions, such as call table, switch, and prepare/dispose.

In 1996, the V853 was announced as the first 32-bit RISC microcontroller with integrated flash memory. But its maximum number of "erase and write" cycles was 16.

In 1998, NEC strategically started to expand the V850 product line, to standard, application-specific_standard_product (ASSP), application-specific integrated circuit (ASIC), and system on a chip (SoC) businesses.

In 2001, NEC launched V850ES core, which is an ultra-low-power series, but is ISA-compatible with the V850E.

Around 2001, Java Acceleration IP core for the V850 seemed to be provided to some customers as SoC, but detailed information is only found in some patents.

In 2005, NEC Electronics introduced V850E2 core as the V850E2/ME3 product line with super-scalar architecture.

In 2009, NEC Electronics introduced V850E2M as dual-core with 2.56MIPS/MHz and 1.5 mW/MIPS.

In 2011, Renesas disclosed the SIMD extension for the V850 as V850E2H. As for the SIMD extension, some academic studies were done. But architectural documentation for this latest product line is disclosed to automotive customers only; it cannot be found on Renesas' website. Its name seems to have been changed to V850E3 or G3H. The only way to know about its instruction set is to reverse engineer it with the GNU Compiler Collection.

Power consumption

The original V810 and V850 CPU architecture is designed for ultra-low power applications.

The V810 is described in detail in some journals.

According to Renesas's documentation, the power consumption of the V850ES/Jx3-L implementation is about 70% of ARM Cortex-M3.

The V810 was one of the most low-power 32-bit microcontroller products of the early 1990s. It operates at from 2.2 V to 5.5 V with a 5 V 0.8 μm (CZ4) fabrication process. Measured with Dhrystone MIPS, power dissipation is 500 mW at 15MIPS and 40 mW at 6 MIPS, at 5 V and 2.2 V, respectively. This specification can be achieved both by well considered instruction-set architecture and by precisely tuned 5-stage 1-clock pitch pipeline microarchitecture, both of which are the benefit of a simplified RISC architecture.

This ultra-low-power architecture was succeeded by V850/Sxn product line, which are still being mass-produced after 20 years. Most of the improved chips are produced using a 3.3 V, 0.35μm (UC1) fabrication process, where the CPU core is precisely tuned to operate from 1.8 V to 3.6 V, working at 32.768 kHz (sub-oscillator) to 16.78 MHz (main-oscillator) with internal oscillator amplifier plus external resonator (crystal or ceramic). Its power dissipation is 2.7 mW/MIPS at 3.3 V when made with a 0.35 μm (UC1) fabrication process, and 3.6 mW/MIPS at 5 V with a 0.35 μm (CZ6) fabrication process. "Software STOP" stand-by mode for the mask ROM version of V850/SA1, whose internal watch timer operates at 3.3 V with 32.768 kHz sub-oscillator (I_DD6), consumes typically only 8 μA electrical current. Subclock normal operation mode at 3.3 V with 32.768 kHz consumes 40 μA typically, 140 μA at the maximum. (I_DD5) Its 1.8 V typical CPU operating current at 32.768 kHz might be 22 μA (40 μA ÷ 3.3 V × 1.8 V), where power dissipation should be 40 μW. It corresponds to 1.0 mW/MIPS (40 μW ÷ 0.032768 MHz ÷ 1.15 DMIPS/MHz ÷ 1000).
The V850/Sxn product line is also tuned for low noise, with both EMI and with EMS. The V850/SB1 and SB2 are especially tuned for low EMI noise with a 5 V internal voltage regulator, which facilitates high sensitivity in receiving RF for car radios.

In 2011, NEC launched the 3rd generation microarchitecture V850ES ultra-low-power series, which achieves 1.43 mW/MIPS at an operating voltage range of from 2.2 V to 2.7 V, but this first implementation of V850ES microarchitecture seems to be incomplete compared with later generations of the same architecture. Its "Sub-IDLE" stand-by mode for the mask ROM version of V850ES/SA2 and V850ES/SA3, whose internal RTC operate at 2.5 V with 32.768 kHz sub-oscillator (I_DD6), consume typically only 5 μA electrical current. But, Subclock normal operation mode at 2.5 V with 32.768 kHz consumes typically 40 μA, 100 μA at the maximum. Its 2.2 V typical CPU operation current at 32.768 kHz might be 31 μA (40 μA ÷ 2.5 V × 2.2 V), where power dissipation should be 68 μW. This is about 1.7 times that of V850/SA1. It corresponds to 1.6 mW/MIPS (68 μW ÷ 0.032768 MHz ÷ 1.3 DMIPS/MHz ÷ 1000).

The V850ES/JG3-L product line has ultra-low-power variants, the μPD70F3792, 793, and the μPD70F3841, 842. They can operate from 2.0 V to 3.6 V with typical electrical current of 18 μA at 32.768 kHz, which should be 22 μW at 2.0 V (18 μA × 2.0 V ÷ 3.3 V × 2.0 V). This corresponds to 0.52 mW/MIPS (22 μW ÷ 0.032768 MHz ÷ 1.3 DMIPS/MHz ÷ 1000). In addition, their sub-clock idle mode power consumption, with watch timer, should be typically 3.4 μW at 1.8 V (3.5 μA ÷ 3.3 V × 1.8 V × 1.8 V).

The power consumption of the NA85E2 (V850E2) core is much larger compared with the NU85E (V850E1) core using the same CB-12L (UX4L) fabrication process. The reason is that the V850E2x core has a 128-bit instruction prefetch bus and more than one instruction prefetch queue, while the average instruction length of the V800 series is 16 bits. It means 16 instructions can be fetched from the memory at once, and the memory and prefetch circuits sleep fors 3 to 7 cycles for dual-pipeline superscalar architecture. This gap enlarges electrical current amplitude differences. In addition, the peak electric current exceeds allowances for the voltage stabilizers of mobile gadgets. As for V850E2M CPU core, it is publicly introduced as 1.5 mW/MIPS, 3 times that of former generations, although it should be able to take advantage of new fabrication process technologies. Some mobile equipment avoids using dual-instruction execution (dual-pipeline superscalar), adopting the single-instruction (single-pipeline) execution setting to reduce electrical current amplitude differences.

Instruction opcode table

Each opcode (operation code) table is from User's Manual: Architecture (refer to external links.).

V810 (obsoleted)

• 1st map opcodes

All opcodes (operation codes) of the hardwired control operation are contained within the first 16-bit half-word of an instruction, from the most significant bit (MSB). A 64-word depth ROM structure with branch condition code table is enough for decoding hardware. If a 16-bit literal operand is required, it is located in the second half-word. Microprogram control operations, bit strings, and floating-point arithmetic instructions are also located in the second 16-bit half-word. As a result, all the instructions have 16-bit and 32-bit 2-way form length. Unsigned load form memory mapped I/O is implemented as the In instruction. Arithmetic and logical instructions are not fully, but relatively, orthogonal.

The V810 does not have saturation arithmetic instructions, but 1 additional instruction in format II, such as SAT which checks flags (Overflow, Sign, Zero, and Half-word) and rewrites the specified register, might be enough both for signed and unsigned, and for word and half-word, arithmetic operations.

Bit	000	001	010	011	100	101	110	111	Format
000 X	MOV	ADD	SUB	CMP	SHL	SHR	JMP	SAR	I(R,r)
001 X	MUL	DIV	MULU	DIVU	OR	AND	XOR	NOT
010 X	MOV	ADD	SETF	CMP	SHL	SHR		SAR	II(imm5,r)
011 X	TRAP	RETI	HALT		LDSR	STSR		Bit str.
100 0 100 1	Bcond								III(disp9)
	BV	BZ/BE	BN(BS)	BLT	BNV	BNZ/BNE	BP(BNS)	BGE
	BC/BL	BNH	BR	BLE	BNC/BNL	BH	NOP	BGT
101 X	MOVEA	ADDI	JR	JAL	ORI	ANDI	XORI	MOVHI	IV/V
110 X	LD.B	LD.H		LD.W	ST.B	ST.H		ST.W	VI(disp16,r)
111 X	IN.B	IN.H	CAXI	IN.W	OUT.B	OUT.H	Float	OUT.W	VI/VII

NOP is an alias of Non-BR.

V850 (1st Gen.)

• 1st map opcodes

Bit	000	001	010	011	100	101	110	111	Format
000	MOV	NOT	DIVH	JMP	SATSUBR	SATSUB	SATADD	MULH	I(R,r)
001	OR	XOR	AND	TST	SUBR	SUB	ADD	CMP
010	MOV	SATADD	ADD	CMP	SHR	SAR	SHL	MULH	II(imm5,r)
011	SLD.B				SST.B				IV(disp7,r)
100	SLD.H				SST.H				IV(disp8,r)
101	SLD.W / SST.W				Bcond				IV/III
110	ADDI	MOVEA	MOVHI	SATSUBI	ORI	XORI	ANDI	MULHI	VI(disp16,r)
111	LD.B	2nd Map	ST.B	2nd Map	JARL		SET1/NOT1 /CLR1/TST1	2nd Map Extension	V/VII/VIII

NOP is an alias of MOV R0,R0.

• 2nd map opcodes

Bit	000	001	010	011	100	101	110	111	Format
	1st Map  Bit=111001
0	LD.H								VII
1	ST.H								VII
	1st Map  Bit=111011
0	LD.W								VII
1	ST.W								VII
	1st Map  Bit=111111
000	SETF	LDSR	STSR	undef	SHR	SAR	SHL	undef	IX(R,r)
001	TRAP	HALT	RETI	1st Map EI/DI undef	Illegal instruction				X
01X	Illegal instruction								—
1XX	Illegal instruction								—

V850E/E1/ES

• 1st map opcodes

Bit	000	001	010	011	100	101	110	111	Format
000	—	NOT	SWITCH	JMP	ZXB	SXB	ZXH	SXH	I(R,r0)
	MOV		DBTRAP	SLD.BU /SLD.HU	SATSUBR	SATSUB	SATADD	MULH	I(R0,r31) / IV
			undef						I(R0,r) / IV
			DIVH						I(R,r) / IV
001	OR	XOR	AND	TST	SUBR	SUB	ADD	CMP	I(R,r)
010	CALLT		ADD	CMP	SHR	SAR	SHL	undef	II(imm5,r0)
	MOV	SATADD						MULH	II(imm5,r)
011	SLD.B				SST.B				IV(disp7,r)
100	SLD.H				SST.H				IV(disp8,r)
101	SLD.W / SST.W				Bcond				IV/III(disp9)
110	ADDI	MOV(r=0)	DISPOSE(r=0)		ORI	XORI	ANDI	undef	VI(imm16,R,r) /VI(imm32,R) /XIII
		MOVEA	MOVHI	STASUBI				MULHI
111	LD.B	2nd Map	ST.B	2nd Map			SET1/NOT1 /CLR1/TST1	2nd Map	VII(disp16,r) /VIII(imm3,disp16)

† NOP is an alias of MOV R0,R0.

• 2nd map opcodes

Bit	000	001	010	011	100	101	110	111	Format
	1st Map  Bit=111001
0 XXX	LD.H								VII(disp16,r)
1 XXX	ST.H
	1st Map  Bit=111011
0 XXX	LD.W								VII(disp16,r)
1 XXX	ST.W
	1st Map  Bit=11110X
0 XXX	1st Map    JR(r=0) / JARL (r≠0)								V(disp22)
1 XXX	1st Map    PREPARE(r=0) / LD.BU								XIII/VII(disp16,r)
	1st Map  Bit=111111
0 000	SETF	LDSR	STSR	undef	SHR	SAR	SHL	SET1/NOT1 CLR1/TST1	IX(R,r) IX(R,)
0 001	TRAP	HALT	RETI/CTRET /DBRET /undef	1st Map EI/DI undef	undef				X
0 010	SASF	MUL(R,r,w) /MULU(R,r,w)	MUL(imm9,r,w) /MULU(imm9,r,w)		DIVH(R,r,w) /DIVHU(R,r,W)		DIV(R,r,w) /DIVU(R,r,w)		IX(R,r) /XI(R,r,w) /XII(imm9,r,w)
0 011	CMOV(imm5,r,w)	CMOV(R,r,w)	BSW/BSH HSW/undef	undef	Illegal instruction				XI(c,R,r,w) /XII(c,imm5,r,w)
0 10X	Illegal instruction
1 XXX	LD.HU								VII(disp16,r)

List of the V800 Series CPU cores

SoC solutions

SoC IP cores

In 1998, NEC started to provide the V850 family as an ASIC core, to expand its ASIC business. In addition, both the V850E1 CPU core named Nx85E and the V850E2 CPU core named Nx85E2, are also used for expanding its ASIC products business.
Various SoCs utilize this core. In 2003, for example, Dotcast, Inc. used the NU85E core for a set top box receiver of digital datacasting based on the dNTSC (data in NTSC video method). This core is fabricated with CB-10 0.25μm 5-layered-metal process technology.

The NA85E2C core, which is developed using a 1.5 V 150 nm CB-12L (UX4L) fabrication process, has many errata (4 pages appendix in preliminary architecture manual, plus a further, 7-page restrictions document), but which doesn't seem to matter, because this is a product with a long lifespan.

NEC also expanded production of a core using a 130 nm CB-130 (UX5) fabrication process, cell-base IC.

Synopsys DesignWare IP core for V850E was once announced, but support has been discontinued.

FPGA prototyping systems for SoC

FPGA prototyping systems for V850E1, V850E2, and V850E2M core-based SoCs were intensively developed to expand the SoC business. They comprised a V850 CPU core LSI (TEG, or Test Element Group) board and FPGA add-ons. Most SoC products were for mobile equipments, because the power dissipation of original V800-Series RISC architecture was much lower compared with CISC. It is similar to the ARM architecture that is widely used for mobile gadgets.

• Renesas (NEC): COREBEST (2001)

• Renesas (NEC): Microssp (2006)

• Renesas (NEC): Hybrid Emulator (2007)

• Renesas (NEC): PFESiP EP1 Evaluation Board (2008)

• Renesas (NEC): PFESiP EP1 Evaluation Board Lite (2008)

• Renesas (NEC): PFESiP EP3 Evaluation Board (2010): V850E2M CPU core, max. 266 MHz operation

• Xylon: logicBRICS

Strategic confusion

Around 2011–2014, Renesas Electronics extensively expanded the V850E2 product line, but this high-paced expansion brought much confusion. For example, as of 2018, some have requested that V850E2/xxn products be replaced with RH850/xnx ones.

In addition, in 2012 Renesas started to intensively promote the migration from ten-year-old V850ES/Jx3 product lines to the newly produced V850E2/Jx4, such as for Ethernet and USB applications, but the newer products are not listed on their website, as of 2018.

Currently, Renesas Electronics is designing a "dual" "lockstep" system, but its predecessor NEC V60-V80 had "multiple modular" lockstep mechanism called FRM, either with roll-back by "retry" or with roll-forward by "exception" for each fault detected instruction.

In addition, the NEC V60-V80 has several implementations of UNIX System V port product releases, one of which is "real-time UNIX RX/UX-832" (here, 832 stands for the μPD70832 (V80), not V832). Its multiprocessor implementation is called MUSTARD (Multiprocessor Unix for Embedded Real-Time Systems), which can operate a maximum of 8 processors simultaneously, and its lockstep mechanism was dynamically configurable.

In 2001, both NEC Corporation and Synopsys, Inc., announced they had agreed to promote the V850E as DesignWare IP core. But as of 2018, the V850E is not listed on DesignWare libraries.

Lucent Technologies and Texas Instruments once licensed the V850 and V850E SoC cores, respectively, but those devices cannot be found.

In 2006,Metrowerks developed the CodeWarrior compiler for the V850, which was one of the main compilers for the V850, but around 2010, they discontinued support.

Also in 2006, NEC did not give any roadmap for the V850 family as SoC cores. The V850E2 core, developed in 2004, was described as the last, best core for SoC applications. However, NEC introduced ARM9 (arm v5) and ARM11 (arm v6), especially for mobile equipment. This decision suddenly decreased the net profit of LSI devices, because of the royalty for using ARM, and thus price competition with other ARM SoC providers. The sales revenue of "V850 total solutions", such as development tools, real-time OS, middle-ware packages, and in-circuit emulators, also decreased. The number of V850 devices sold also suddenly decreased, because mobile equipment manufacturer were the major customers of V850E1 and V850E2 cores at that moment.

In 2008, KMC (Kyoto Mictocomputer), which is one of the major and of the first providers of in-circuit emulators for the V850 family, announced "exeGCC" being updated from Rel. 3 to Rel. 4, but it excluded the V850 from this updating list, which added PowerPC and ARM v7. KMC chose SH-4A and ARM v7, instead of V850 and RH850, though it had been working closely with NEC and Renesas Electronics.

The V850 CPU cores run uClinux, but on October 9, 2008, Linux kernel support for the V850 was removed in revision 2.6.27., because NEC stopped its maintenance. The person in charge of V850 Linux kernel maintenance was moved from NEC to Renesas by its merger, but his new job was compiler design and never returned to Linux kernel maintenance. This corporate decision prevented the possibility of porting to Android. As of 2018, Renesas Electronics mainly focuses Linux kernel support on SH3/SH4 and M32R processors.

Target software solutions

Libraries

• Red Hat, Inc.: The Newlib for C runtime library (libc.a) and mathematical library (libm.a)

C runtime startup routine (crt0.S) for the latest v850e3v5 microarchitecture is available.

• Micro Digital Inc.: GoFast for NEC V85x Fast Software Floating Point Library
• The GNU Compiler Collection: Software floating point
• The GNU Compiler Collection: Decimal floating point (libdecnumber.a)

Operating systems

V850 Operating systems are mostly real-time.

Some operating systems require a memory protection unit (MPU) to divide tasks (or threads) strictly for reliability and safety reasons. In such cases, the v850e2v3 (Gen. 3) microarchitecture, or above, is required.

ITRON based real-time OS

ITRON is an open standard specification of real-time OS (RTOS), which is major in Japan. Its specification is defined under the leadership of Ken Sakamura, as a part of TRON project, the initialr I standing for "Industrial". Because the ITRON specification defines interface and skeleton only, each vendor has its own implementation.

• Renesas:
  • RI850MP Real-time OS for V850E2M Dual Core
  • RI850V4 V2 Real-time OS for RH850 family
  • RI850V4 V1 Real-time OS for V850 family

• Toppers Project: Open source TOPPERS/JSP

→ In 2003, on Rel. 1.3, V850 dedicated part bug was fixed.

→ Kernel update history

• A.I. Corporation: Toppers-Pro/xxx
• T-Engine Project: Open source T-Kernel by TRON Forum
• eSOL: eT-Kernel; Extended T-Kernel — RTOS for embedded systems
  • eT-Kernel/Compact, eT-Kernel/Embedded, eT-Kernel/POSIX
  • eT-Kernel Multi-Core Edition
• eCos: Open source real-time operating system

AUTOSAR, OSEK/VDX compliant real-time OS

AUTOSAR is an open systems architecture of operating system for the automotive industry. Its purpose is to standardize electronic control units (ECU) for automotive engines. AUTOSAR is an upward compatible specification of OSEK/VDX, which is also a German consortium established in 1993.

In Japan, this research was started in 2006, as a joint project by JAIST and DENSO. Renesas Electronics joined this project in 2009. Because the current RH850 and V850 processors are principally targeted at the automotive industry, it is a strategical product of Renesas Electronics. However, its documentation is only available in Japanese, as its main customer is Toyota Motor Corporation.

• Renesas: RV850 (documents are in Japanese only)
• ETAS GmbH: RTA-OS RH850/GHS, RTA-OSEK V850E/GHS
• Mentor Graphics (formerly Accelerated Technology, Inc.): Nucleus OSEK
• HighTec EDV-Systeme GmbH: EB tresos Safety OS
• Toppers Project: Open source TOPPERS/AUTOSAR
• eSOL: eMCOS AUTOSAR profile

Other real-time OS

• SYSGO AG:
  • PikeOS; Embedded Virtualization Hypervisor

• eSOL:
  • eMCOS; Scalable RTOS, Distributed Microkernel Architecture, non-hypervisor type OS

• MiSPO:
  • NORTi Professional; Real-time OS + TCP/IP stack + Simulator

• SEGGER
  • embOS V850 NEC, embOS V850 Green Hills, embOS V850 IAR

• Wind River Systems:
  • VxWorks: Ported in the early 1990s.
    The Tornado IDE is stated that MP licenses has been sold via NEC in 2000, currently Renesas.

• Mentor Graphics (formerly ATI, currently A Siemens Business):
  • Nucleus PLUS

Linux

• uCLinux
• Linux kernel

On October 9th 2008, Linux kernel support for V850 was removed in revision 2.6.27, preventing the possibility of porting Android.

Middleware packages

Various middleware application softwares are provided from various vendors.

• Renesas: SD Memory Card Control

Software development tools

Compilers and assemblers

Most of the compilers, for both for the V850 family and the RH850 family, are exactly the same product, and extended ISA targets are controlled by command line options.

Compilers for the V850 family and the RH850 family include:

• The GNU Compiler Collection (the name is still v850 for RH850) developed both:
  • by "Red Hat, Inc." (formerly "Cygnus Solutions") as a part of the GNUPro Developers Kit
  • by "KMC (Kyoto Micro Computer)" as a part of the exeGCC
  • by "CyberTHOR Studios, Ltd.": Free pre-built binaries can be downloaded by registration.

• Renesas:
  • C Compiler Package for V850 family
    • CA850 C compiler for V850E1 and V850ES (v850e1 and/or v850es, a.k.a. Gen. 1)
    • CX C compiler for V850E2M and V850E2S (v850e2v3, a.k.a. Gen. 3)
  • Software Package for V850 for V850E2 (v850e2(v2), a.k.a. Gen. 2)
  • CC-RH C compiler package for G3, G3K(H), G3M(H)

• GHS (Green Hills Software): The Green Hills Optimizing Compilers

• Wind River Systems: Diab Compiler

• IAR Systems: Embedded Workbench

• Altium Limited: Tasking; RENESAS RH850 SOFTWARE DEVELOPMENT TOOLS

• HighTec EDV Systeme GmbH: HighTec Development Platform

• GAIO Technology: XASS-V Series cross development tools

• Metrowerks: CodeWarrior (obsoleted)

Disassemblers

Usually, dis-assemblers are provided as a part of C compiler or assembler packages.

• The GNU Binutils: objdump (v850-elf-objdump or v850-elf32-objdump)
• Radare2: Radare2 is a set of command-line tools for reverse engineering. Open-source code is available from GitHub repository.

• IDA Pro: IDA Pro is a freeware disassembler for hobby use. A plugin for V850 is available. Download site is gray for securities.

GUI based debuggers

GUI based program debuggers are mainly provided for debugging of compiled source codes. Usually, it is used with instruction set simulators or in-circuit emulators.

• Renesas:
  • ID850: For the combination of CA850 compiler and SM850 instruction set simulator.
  • ID850NW: For the combination of N-Wire based in-circuit emulators.
  • ID850QB: For the combination of probing-pod based emulator IEQUBE2
• NDK (Naito Densei Kogyo Co. Ltd, Group): Operation started in 1950 as subsidiary of NEC.
  • NW-V850-32
• GHS (Green Hills Software): Multi: General-purpose debugger.
• Red Hat, Inc.: Insight (GDB-Tk): GUI front-end tightly combined with GNU Debugger.
• Mentor Graphics (formerly Accelerated Technology, Inc.): code|lab Developer Suite
• By N-Wire based in-circuit emulator vendors:
  • KMC (Kyoto Microcomputer) and Midias Lab.: PARTNER
  • Sohwa & Sophia Technologies:WATCHPOINT
  • DTS INSIGHT (formerly YDC, Yokogawa Digital Computer): microVIEW-PLUS
  • Computex: CSIDE

Instruction set simulators

Instruction set simulator, in other words, Virtual Platform is provided to perform debugging without equipment's hardware before testing on a real machine.

• Renesas: SM850
• Open Virtual Platform: Instruction set simulator
• Synopsys: VDK for Renesas RH850 MCU

Automated code reviewers

Automated code reviewer, in other words, source code analyzer qualify the level of completeness of written software source code. This method is classified as dynamic code analysis and static code analysis.

Dynamic code analyzers with simulators

• Renesas: TW850

TW850 Performance Analysis Tuning Tool is a general utility to improve effectiveness of software.

• Renesas: AZ850

AZ850 System Performance Analyzer is a utility for RX850 real-time operating system to evaluate effectiveness of application programs.

• Gaio Technology: Coverage Master winAMS

Coverage Master winAMS is a source code coverage measurement tool.

Static code analyzers

• GHS (Green Hills Software): DoubleCheck ISA (Integrated Static Analysis) tool

• Rogue Wave Software, Inc: Klocwork

IDE (Integrated Development Environments)

IDE, Integrated Development Environment, is a framework to provide software development functions.

• Renesas: CS+ (formerly CubeSuite+)
• GHS (Green Hills Software): Multi
• Eclipse Plugins
  • GNU Compiler Collection (GCC) and GNU Debugger (GDB)
  • Wind River Workbench (formerly Tornado)

Hardware development tools

ICE (In-circuit emulators)

Most in-circuit emulators, such as Renesas's IE850 (formerly IECUBE2), can be used for both the V850 family and the RH850 family, but may require firmware updating. The latest "trace function" of the JTAG (N-Wire) based in-circuit emulator is upgraded from the N-Trace (single-ended signaling) to the Aurora Trace (differential signaling).

Full probing pod type

Full probing pod type in-circuit emulator is sometimes called full ICE or legacy ICE.

• Renesas IE850 (formerly IECUBE2)
• Naito Densei Machida Mfg. Co., Ltd. (Operation started as NEC's subsidiary.)
  • Asmis brand for custom LSIs.

ROM emulator type

• Lauterbach: ROM Monitor for V850
• KMC (Kyoto Microcomputer Co., Ltd.): PARTNER-ET II (obsoleted)

JTAG N-Wire and N-Trace type

N-Wire and N-Trace is a JTAG-based debugging interface specification, which circuit implementation is called TAP Controller (Test Access Port controller), primarily compiled by Philips N.V. (currently NXP Semiconductors). But it is perhaps not disclosed publicly in its earlier stage. As the result, each semiconductor and in-circuit emulator vendor implemented similar interfaces independently. Nowadays, it is standardized by IEEE 1149.1 Working Group.

• Renesas
  • E1 Emulator: USB 2.0 based affordable compact housing equipment.
  • PCMCIA N-Wire Card IE-V850E1-CD-NW

• Naito Densei Machida Mfg. Co., Ltd. (Operation started as NEC's subsidiary.): Asmis brand.
• Midas Lab.: RTE-2000H with PARTNER debugger
• Lauterbach: Trace32
• iSystem: BlueBox iC5000 and iC5700
• IAR Systems
• DTS INSIGHT (formerly YDC; Yokogawa Digital Computer): adviceLUNA II

• Computex: PALMiCE3 V850
• Sohwa & Sophia Technologies: Universal Probe Blue with WATCHPOINT debugger
• KMC (Kyoto Microcomputer Co., Ltd.): PARTNER-Jet (obsoleted)

Nexus and Aurora trace type

Nexus or IEEE-ISTO 5001-2003 is a standard debugging interface for embedded systems.
Aurora is a high speed signal transfer specification. Its data link layer communications protocol is a point-to-point serial links, and physical layer is a high speed differential signaling.

• Lauterbach: Trace32: PowerTrace for NEXUS
• iSystem: BlueBox iC5000 and iC5700 (Nexus), iC6000 (Aurora)

Flash ROM programmers

Because the V850 family is developed as a single chip microcontroller, every product integrates non-volatile memory. In its first stage, it was one-time programmable or UV EPROM type, but in V853, V850/xxn Series, and later, it becomes flash memory type.

Gang writers (gang programmers)

A gang writer, or a gang programmer, is an old terminology for programmable ROM writers, or programmers. Its name comes from that it steals the binary code from one device, and write it to several others simultaneously. This read device is sometimes called a master device. For mass production use, a dedicated attachment board with "a set of sockets", i.e. "a gang", is needed. As usual, instead of a programmed master device, an object code file can be copied from a PC via download cable, or from a USB stick. Most gang writers accept ASCII-format files such as Intel HEX and Motorola SREC, or binary format files such as ELF.

This method is suitable for mass production.

• TESSERA Technology Inc.: Stick GANG Writer

Programming service providers

Flash ROM programming service providers exist in most countries.

• Minato Holdings, Inc.

Minato Holdings, Inc. (in Japanese) is a Japanese company that started as an automated test equipment vendor for memory LSIs. Nowadays, it provides flash ROM programming services for various devices, including V850 and RH850, with its own gang writers and full automatic device handler machines.

On board programming with ICE

Most JTAG-based in-circuit emulators have an on board flash ROM programming function via a debug port,
which may be according to IEEE standard 1532-2002, a standard for in-system configuration of programmable components.

Direct connection via RS-232C

If the target board has a RS-232C connector and a transceiver (driver/receiver) IC, such as ICL32xx, for the UARTx peripheral function of V850 device, flash ROM programming with a directly connected PC might be available (depends on devices ). The Renesas Flash Programmer software V2 or V3 is required.

Dedicated on board programmer

On-board programming is also available via UARTx or CSIx+HS peripherals on V850 devices by using dedicated programmer hardware (depends on devices).

• Renesas: PG-FP6

Ancient PROM writers

To program V851 and V852, an ancient PROM programmer with dedicated adapter is required.

• Renesas PG-1500 (obsoleted)

Renesas PG-1500 is a programmable ROM writer compatible with 27C1001A devices, UV EPROM, or one-time PROM (OTP). This writer reads a silicon signature from each device before programming, by asserting 12.5 V to the A9 (address #9) terminal. It must NOT be used for modern flash ROM burning.

Gray zone tools

Some gray zone hacking tools exist for V850 on car dashboards.

• VVDI PROG.:
  • OBDexpress

Evaluation boards

• Renesas: TK-850: The name is influenced by nostalgia for the TK-80 8080-based training kit.

See also

• NEC V60
• NEC V20
• RL78
• 78K
• IEBus

References and notes

1. ^ Harigai, Hisao; Kusuda, Masaori; Kojima, Shingo; Moriyama, Masatoshi; Ienaga, Takashi; Yano, Yoichi (1992-10-22). "低消費電力・低電圧動作の32ビットマイクロプロセッサV810" [A low power consumption and low voltage operation 32-bit RISC Microprocessor] (PDF). SIG Technical Reports, Information Processing Society of Japan. 1992 (82 (1992-ARC-096)): 41–48.
   Abstract:
   An advanced 32-bit RISC microprocessor for embedded control; V810 is introduced in this paper. The V810 has high performance and application specified functions. V810 dissipates less power than any other RISC chips. The V810 is the first 32-bit RISC microprocessor that operates at 2.2 V.
   The V810 chip is fabricated by using 0.8 μm CMOS double metal layer process technology to integrate 240,000 transistors on a 7.7×7.7 mm die.
2. "NEC : Shareholder Information". www.nec.com.
3. ^ NEC (April 1999). "SEMICONDUCTORS SELECTION GUIDE" (PDF) (17th ed.). Archived from the original (PDF) on 2018-01-08.
4. "CA830, CA850 C COMPILER PACKAGES" (PDF). NEC.
5. ^ Wang, Bobby (2010-08-04). "V850 Architecture Overview, High performance and Energy Efficient" (PDF). Renesas Electronics Corporation.
6. "NEC ND-3530A firmware update like ND-3520A or ND-3540A". Club Myce – Knowledge is Power. 4 September 2010. Archived from the original on 14 May 2019. Retrieved 25 September 2022.
7. "Optiarc AD7240S". www.cdrinfo.com. Team CDRInfo.COM. 2009-06-29.
   Built-in CPU functionality
   • Onboard 32-bit RISC CPU (V850ES core)
   • Built-in RAM (14KB)
   • Power management functionality
   • Built-in peripheral circuits (timer, interrupt controller, serial interface)
8. MOTOYAMA, Yoshiak; SATO, Noboru; HONMA, Hiromi; JIMI, Junich; SHIBATA, Iwao (2006-12-25). "SCOMBO/UM: World's First Optical Drive System LSI to Support Recording/ Playback of Both Next-Generation DVD Formats, HD DVD and BD" (PDF). Nec Technical Journal. 1 (5). NEC: 15–18. ISSN 1880-5884. 200902288400231201.
9. "First LSI to Offer Blu-Ray and HD DVD Writing". www.cdrinfo.com. Team CDRInfo.COM. 2006-10-10.
10. ^ "NEC to Market Ultra-Low Power Consumption, Low-Noise 32-bit RISC Single-Chip Microcontroller Ideal for Portable Equipment". NEC (Press release). 1997-08-28.
11. "32-BIT RISC MICROCONTROLLER V850/SV1" (PDF). NEC Device Technology International. 1999 (54). NEC.
12. V850/SA1 for Hardware (PDF) (4.01 ed.). Renesas. 2005-08-01.
13. ^ "V850/SA1". Renesas Electronics.
14. Suto, Shinichi. "32-BIT RISC MICROCONTROLLER V850/SBx" (PDF). NEC Device Technology International. 1998 (51). NEC.
15. "NEC 32-bit RISC Single-chip Microcomputer Features High Performance, Ultra-Low Power Consumption, Low Noise and Peripheral Functions". www.nec.co.jp. 1998-08-24.
16. "V850/SC1, V850/SC2". Renesas Electronics.
17. "NEC Unveils Family of 32-bit RISC Microcontrollers with Optimal Performance/Power Ratios for Consumer, Industrial and Automotive Applications V850/SCx Family MCUs offers large memory options, pin-for-pin compatibility with existing controllers and numerous peripherals". NEC (Press release). 2001-04-01.
18. Naito, Yukihiro; Hikishima, Naoki; Ohta, Yoshiaki; Hatabu, Atsushi; Kuroda, Ichiro (20 April 2001). "W-CDMA端末用ビデオフォン" [Video-Phone for W-CDMA Terminal] (PDF). The Journal of the Institute of Image Information and Television Engineers (in Japanese). 55 (4): 497–498. doi:10.3169/itej.55.497. ISSN 1881-6908.
19. F35-XXL Hardware description (PDF) (1.10 ed.). FALCOM GmbH. 2014-06-24.
20. Eltze, Jens (1997). "Double-CAN Controller as Bridge for Different CAN Networks" (PDF). 4 Th International CAN Conference. CAN in Automation (CiA) international.
21. Ishikawa, Tatsuya. "32-BIT RISC MICROCONTROLLER V850/SF1" (PDF). NEC Device Technology International. 2000 (57). NEC.
22. ^ Kubota, Kei. "32-BIT RISC SINGLE-CHIP MICROCONTROLLER V850E/MA1" (PDF). NEC Device Technology International. 1999 (54). NEC.
23. "V850E/ME2". Renesas Electronics.
24. Ohbuchi, E.; Hanaizumi, H.; Lim Ah Hock (2004). "Barcode Readers using the Camera Device in Mobile Phones". 2004 International Conference on Cyberworlds. pp. 260–265. CiteSeerX 10.1.1.335.8157. doi:10.1109/CW.2004.23. ISBN 0-7695-2140-1. S2CID 15634963.
25. Yun Chan Cho; Jae Wook Jeon (2007). "Current software platforms on mobile phone". 2007 International Conference on Control, Automation and Systems. pp. 1862–1867. doi:10.1109/ICCAS.2007.4406649. S2CID 16120691.
26. Kaneko, Yasunori; Fumio, Suto; Umeda, Koji; Shiraishi, Mitsutaka; Shirota, HIrobumi; Suka, Takeya (2002-04-25). "デジタル・ムーバN503iS HYPERの開発" [Development of Digital Mova N503iS HYPER.]. NEC Technical Journal (in Japanese). 55 (4): 156–159. ISSN 0285-4139.
27. Kayama, Naoyuki; Mizoguchi, Tamiyuki; Ehara, Tatsuji; Osawa, Takeshi; Umezawa, Atsushi; Yamada, Yasuyoshi (2003-03-10). "ムーバN504iSの開発" [Development of Mova N504iS.]. NEC Technical Journal (in Japanese). 56 (2): 52–55. ISSN 0285-4139.
28. Yamashita, Masayoshi; Takenaka, Hidetoshi; Inoue, Jiro; Terada, Shigehiro; Yamada, Hironori; Akiyama, Makoto (2003-09-25). "ムーバN505iの開発" [Development of mova N505i]. NEC Technical Journal (in Japanese). 56 (8). NEC: 33–37. ISSN 0285-4139. 200902227791143957.
29. Torihata, Toshiaki. "32-BIT RISC SINGLE-CHIP MICROCONTROLLER V850E/IA1" (PDF). NEC Device Technology International. 1999 (55). NEC.
30. Torihata, Toshiaki (2001). "32-BIT RISC SINGLE-CHIP MICROCONTROLLER V850E/IA2" (PDF). NEC Device Technology International. 2001 (61). NEC. S2CID 51805607. Archived from the original (PDF) on 2018-02-25.
31. "NEC Adds Inverter Control Functions in 32-bit Single-chip RISC Microcontroller". NEC (Press release). 1999-08-24.
32. "V850E/IA3, V850E/IA4". Renesas Electronics.
33. Nonaka, Yoshiya; Denda, Akihiro; Uesaka, Gakuji; Sakamoto, Yuji; Nii, Noritaka; Satou, Masahiro; Endo, Kazuaki; Katou, Hiroki; Sugino, Ryouji; Sada, Takeshi; Endo, Koji; Nishigata, Junko; Ishiyama, Kunihiro; Morita, Kenji (2002). "HDD-DEH のソフトウェア開発" [Software Development of CD/MP3/Memory Stick Player with HDD] (PDF). Pioneer R&D (in Japanese). 12 (3). Pioneer Corporation: 26–38. Summary:
    We developed this product which carries new functions, CD( includes MP3CD playback), MagicGate Memory Stick (recording & playback & updating) and HDD (recording & playback), for the first time as a car audio product. This product for the worldwide market is packed into 1DIN size, with standard features (AM/FM Tuner, MOS-FET50Wx4ch amplifier, OrganicEL display, and sound field control DSP) and the new functions. We considered the operation carefully to handle many music files in the HDD easily. We concentrated on making a new field of audio entertainment, and we were the first to introduce this system on the car audio market.
34. "V850ES/SA2, V850ES/SA3". Renesas Electronics.
35. Kochkov, A. (October 2014). "Reversing firmware using radare2 [H2HC]" (PDF).
36. V850 Series Development Environment Pamphlet (PDF) (5.00 ed.). Renesas. 2006-02-01.
37. "V850E2/Px4". Renesas Electronics.
38. Matsuyama, Hideki (April 18, 2003). "V850E2: The High Performance CPU Platform which realize Various Application Systems with Flexible Memory Configurations". www.coolchips.org. COOL Chips VI.
39. ^ "V850 Family". Renesas Electronics.
40. "RH850 Family (Automotive only)". Renesas Electronics.
41. ^ "Trademark Notice". www.renesas.com. Renesas.
42. "Trademark application T2001-067573". 2001-07-25. Result: application refused
43. "V850 Embedded Microcontroller". www.tmdn.org. 2004-12-18. Result: application refused
44. Schmerling, Holger (2006). "AUTOSAR FlexRay driver now available for microcontrollers" (PDF). System@IC News. 2006 (4). NEC Electronics: 3. S2CID 15509410. Archived from the original (PDF) on 2018-03-02.
45. V850E/PH2: Hardware (PDF) (1.00 ed.). NEC Electronics. January 2007. p. 33.
46. Quick time-to-market with Renesas Synergy Platform and Cool Phoenix 3 (PDF) (1.00 ed.). Renesas. October 2016.
47. "TMVIEW: PHOENIX 3". www.tmdn.org.
48. ^ V850 FAMILY 32-bit Single-Chip Microcontroller Architecture (PDF) (7th ed.). Renesas Electronics. March 2001.
49. "RH何某というのはSHのコアなのですか？" [Does RH-something employ SH core?]. Renesas Rulz - Japan. Renesas Electronics. 2017-03-29.
50. "Could anyone please tells me the major differences between the RH850 and V850 families ? | GNU Tools". gcc-renesas.com.
51. "PC-FXGA – WIP". Super CD·Rom à GoGo. 2015-12-13.
52. V810 FAMILY 32-bit Microprocessor Architecture (PDF) (1st ed.). NEC Corporation. October 1995. Archived from the original (PDF) on 2016-12-23. Retrieved 2018-02-02.
53. ^ "A newer GCC compiler. « Virtual Boy Development Board « Forum « Planet Virtual Boy". www.planetvb.com.
54. ^ Pioneer (2007-02-01). Pioneer Car Stereo System AVIC-D3 Service Manual. p. 262.
55. Renesas (1999-04-01). V832 32-bit Microprocessor Hardware uPD705102 Preliminary User's Manual. p. 27.
56. Suzuki, Hiroaki; Suzuki, Chika; Kimura, Akiko; Sato, Syoichiro; Ide, Syuichi; Sakanaka, Yasuhide (1993-01-22). "A 32 - Bit RISC Microprocessor V810 and its design techniques" (PDF). SIG SLDM Technical Reports. 1992-SLDM-065 (in Japanese). 1993 (6). Information Processing Society of Japan: 155–162. AA11451459.
    Abstract:
    An advanced 32-bit RISC microprocessor for embedded controls; V810 and its design technique are described in this paper. The V810 is fabricated by using 0.8μm CMOS double metal layer process technology to integrate 240,000 transistors on a 7.7×7.7mm die. In design of the V810, we used design automation techniques. The V810 was analyzed for logical correctness and timing constraint before fabrication. Finally, V810 executed realtime-OS and SPEC benchmarks correctly at first silicons.
57. Akaboshi, Hiroki; Yasuura, Hiroto (8 March 1995). "Design Comparison of Hardware Description Languages in RT Level" (PDF). IPSJ SIG Notes (in Japanese). 1995 (24 (1994-SLDM-074)). Information Processing Society of Japan: 57–64. Retrieved 23 September 2022.
    Abstract:
    Progress of logic/layout synthesis makes it possible to design circuits by Hardware Description Languages (HDLs). When a designed circuit is small, it is synthesized automatically from HDL description. In this paper, to make it clear what kinds of problems are there in designing a large circuit looks like a processor, we design a processor and some components of it by HDLs in RT level and evaluate circuits synthesized by a logic/layout synthesis tool.
58. Tamura, K. A. (1989). "Locating functional errors in logic circuits" (PDF). Proceedings of the 1989 26th ACM/IEEE conference on Design automation conference - DAC '89. pp. 185–191. doi:10.1145/74382.74414. ISBN 0897913108. S2CID 2364060.
59. Kato, S.; Sasaki, T. (September 1983). FDL: A Structural Behavior Description Language. Elsevier Science Ltd. pp. 137–152. ISBN 978-0444866332. {{cite book}}: |journal= ignored (help)
60. Yano, Yoichi (April 2012). "32ビット・マイコン「V60」開発物語" [Development story of the V60; a 32-bit microprocessor] (PDF). Encor (in Japanese) (75). Society of Semiconductor Industry Specialists: 17–20.
61. Sutherland, Stuart (2013). The Verilog PLI Handbook: A User's Guide and Comprehensive Reference on the Verilog Programming Language Interface. Springer Science & Business Media. p. 3. ISBN 9781461550174.
62. Inasaka, Jun; Ikeda, Rikikazu; Umezawa, Kazuhiko; Yoshikawa, Ko; Yamada, Shitaka; Kitawaki, Shigemune (January 2003). "Hardware Technology of the Earth Simulator" (PDF). NEC Research and Development. Architecture and Hardware for HPC. 44 (1): 27–36.
63. "Trademarks". www.mentor.com. Mentor Graphics.
64. "Mentor Graphics and Pyxis Technology". www.mentor.com. Mentor Graphics.
65. "IC Nanometer Design Tutorials – Santa Clara University". www.mentor.com. Santa Clara University.
66. Jansen, Dirk (2010-02-23). The Electronic Design Automation Handbook. Springer Science & Business Media. p. 54. ISBN 9780387735436.
    Design Architect by Mentor Graphics Corporation with programs NETED and SYMED. This system is the most universal one of the three .
    Version C1 on HP Unix V10.20 is used (short form MENTOR)
67. CB-C8 3-VOLT, 0.5-MICRON CELL-BASED CMOS ASIC (PDF) (Report). NEC. July 1994. p. 7. Retrieved 23 September 2022.
68. Harlow III, Justin E. (1986). What Every Engineer Should Know about Engineering Workstations. CRC Press. p. 47. ISBN 9780824775094.
69. Kang, Sungho. "Verification I" (PDF). A Course Material of Yonsei University.
70. Takasaki, S.; Sasaki, T.; Nomizu, N.; Ishikura, H.; Koike, N. (1986). "HAL II: A Mixed Level Hardware Logic Simulation System" (PDF). 23rd ACM/IEEE Design Automation Conference. pp. 581–587. doi:10.1109/DAC.1986.1586146. ISBN 0-8186-0702-5.
71. ^ "V810 Seminar" (PDF). NEC Corporation. 1995-02-21.
72. ^ V810 FAMILYTM 32-BIT MICROPROCESSOR ARCHITECTURE (PDF) (1st ed.). NEC Corporation. October 1995. Archived from the original (PDF) on 2016-12-23. Retrieved 2018-02-02.
73. Engblom, Jakob (2003). "Embedded Systems Computer Architecture" (PDF). Extended Abstract from ESSES 2003. S2CID 15760973. Archived from the original (PDF) on 2018-02-25.
    Code size is an important factor in most embedded designs, and instruction sets are designed and extended with code size in mind. Fairly typically, the NEC V850 architecture uses 16-, 32-, 48-bit, and 64-bit instructions to encode a RISC-style instruction set. The 32-bit ARM and MIPS architecture have been extended with reduced 16-bit instruction sets in order to reduce the code size. Instructions that perform a lot of work, like loading multiple values from the stack, are popular to reduce code size.
74. "GCC: V850 Options". gcc.gnu.org. Free Software Foundation, Inc.
75. Kaneko, Hiroaki; Sakurai, Yoshikazu; Nasu, Masaki; Katsuta, Hiroshi; Nagasaki, Kazunori; Hiiragizawa, Yasunori; Sonobe, Satoru; Onishi, Tatsuro; Tokunaga, Kei (March 1995). "高性能・低消費電力動作の32ビットRISCシングルチップマイクロコンピュータV851" [High Performance and Low-Power-Consumption 32-bit RISC Single Chip Microcomputer V851.]. NEC Technical Journal. Special Issue on Semiconductor Devices. (in Japanese). 48 (3). NEC Corporation: 42–48. ISSN 0285-4139.
76. Yamagata, Yasushi; Ishibashi, Takashi; Sano, Yuichi; Koga, Yoshikazu; Yoshida, Miho; Sugo, Akihisa (April 1996). "32ビットRISCマイクロコントローラV853" [32-bit RISC Microcontroller V853.]. NEC Technical Journal. Special Issue: Semiconductor Devices. (in Japanese). 49 (3). NEC Corporation: 55–60. ISSN 0285-4139.
77. ^ Krämer, Michael (2011-01-21). "Latest 32-bit RISC architecture for automotive expands functionality". EE Times.
    All V850 products are upwards compatible. As a result, today's sophisticated components can still execute the same instructions as their forebears. The architecture has undergone continual improvements with extensions to the instruction set, and today it offers computing power of up to 2.6 Dhrystone MIPS/MHz. Further performance increases can be achieved by integrating several of these processor cores on a single chip, delivering twice or even four times more computing power.
78. V850E1 for Architecture (PDF) (3.01 ed.). Renesas. 2004-02-01.
79. ^ "First 32-bit RISC Microcontroller with Integrated Flash Memory Offered by NEC Electronics Newest Product in Company's V800 Series Operates at 33 MHz. - Free Online Library". www.thefreelibrary.com. BUSINESS WIRE. 1996-03-04.
80. UPD70F3003A,70F3025A,70F3003A(A) Data Sheet (PDF) (5.01 ed.). Renesas. 2005-08-01. p. 37.
81. Matsumoto, Yoichi (1999). "NEXT STEP: NEC'S STRATEGY FOR RISC MICROCOMPUTERS" (PDF). NEC Device Technology International. 1999 (5). NEC.
82. ^ "NEC Launches 32-Bit RISC Single-chip Microcontroller for Ultra-low-power Mobile Applications". www.nec.co.jp. NEC: Press Release. 2001-08-23.
83. "NEC Releases Java Accelerator for 32-Bit RISC V850 Microcontrollers". www.nec.co.jp. NEC. 2001-11-15.
84. Aoki, Yayoi (2001-11-30). "US 6,948,034 B2; Method for use of stack" (PDF). pdfpiw.uspto.gov. The present invention relates to a method for use of a stack in a Java accelerator device.
85. Mine, Kazumasa (2000-11-21). "US 7,200,741 B1: Microprocessor having main processor and co-processor" (PDF). pdfpiw.uspto.gov. United States Patent and Trademark Office. With such arrangement, the microprocessor can flexibly deal with various kinds of instruction sets with different architectures such as an instruction set for an interpreter language for realizing a virtual machine for Java and an instruction set for emulating another microprocessor.
86. "NEC Electronics Introduces 32-Bit V850E2/ME3 Microcontroller for High-Performance, Real-Time Processing; Most Advanced V850 Microcontroller Enables Performance of 400MIPS at 200MHz. - Free Online Library". www.thefreelibrary.com. 2005.
87. ^ "NEC Electronics Introduces Next-Generation V850E2M Dual-Core Architecture For 32-Bit V850 Microcontrollers". www.businesswire.com. Business Wire. 2009-04-20.
88. Whytock, Paul (2010-10-14). "Next-Gen 32Bit V850 CPU Core Features SIMD Support". Electronic Design.
89. Kumura, Takahiro; Taga, Soichiro; Ishiura, Nagisa; Takeuchi, Yoshinori; Imai, Masaharu (2010-08-16). "Software Development Tool Generation Method Suitable for Instruction Set Extension of Embedded Processors" (PDF). IPSJ Transactions on System LSI Design Methodology. 3. Information Processing Society of Japan: 207–221. doi:10.2197/ipsjtsldm.3.207. ISSN 1882-6687.
90. "No matches were found for your search term(s)". Renesas.
91. Harigai, Hisao; Kusuda, Masahiro; Kojima, Shingo; Moriyama, Masatoshi; Ienaga, Takashi; Yano, Yoichi (1992-10-22). "A low power consumption and low voltage operation 32-bit RISC Microprocessor" (PDF). SIG ARC Technical Reports (in Japanese). 1992 (82 (1992-ARC-096)). Information Processing Society of Japan: 41–48. AN10096105.
    Abstract:
    An advanced 32-bit RISC microprocessor for embedded control; V810 is introduced in this paper. The V810 has high performance and application specified functions.
    V810 dissipates less power than any other RISC chips. The V810 is the first 32-bit RISC microprocessor that operates at 2.2 V.
    The V810 chip is fabricated by using 0.8 μm CMOS double metal layer process technology to integrate 240,000 transistors on a 7.7×7.7 mm die.
92. Kusuda, Masahiro; Hirai, Miho; Suzuki, Hiroaki; Daito, Masayuki; Suzuki, Chika; Kimura, Akiko; Demura, Shigeki; Ishibashi, Takashi; Sato, Syoichiro (September 1992). "低消費電力・低電圧動作のオリジナル32ビットRISCマイクロプロセッサV810" [V810-Low Power Consumption and Low Voltage Operation 32-bit RISC Microprocessor.] (image/jp2). NEC Technical Journal (in Japanese). 45 (8). NEC Corporation: 66–73. ISSN 0285-4139. 000000018731.
93. ^ Kuwata, Takaaki. "ロジックプロセス シリコンロジックプロセス ロジックプロセスの開発ものがたり" [Development story of silicon logic process] (PDF) (in Japanese). Semiconductor History Museum of Japan. Retrieved 23 September 2022.
94. V850/SA1 for Hardware (PDF) (4.01 ed.). Renesas. 2005-08-01.
95. OCHI, MASATOSHI; ISHIKAWA, HIROTAKA; TSUJI, NOBUHIRO; TAKEDA, MITSURU; SUTO, SHIN'ICHI; ISHIKAWA, TATSUYA (2001-03-23). "32ビットRISCマイクロコントローラV850/SBXのEMIノイズ低減" [EMI Noise Reduction of 32bit RISC Microcontroller V850/SBX.]. NEC Technical Journal (in Japanese). 54 (3). NEC: 41–44. ISSN 0285-4139.
96. V850ES/SA2, V850ES/SA3 32-Bit Single-Chip Microcontrollers Hardware (PDF) (2.01 ed.). Reneas. August 2005.
97. ^ V850ES/JG3-L User's manual: Hardware (PDF) (9.00 ed.). Renesas. 2014-03-14.
98. ^ "NEC Announces New Process Technology for World's Most Advanced System LSIs - World's First 0.13-micron Process Technology -". www.nec.co.jp. 1999-10-04.
99. "RH850 & RL78 – Next Generation of Automotive Microcontrollers –". slideplayer.com.
100. "Using the GNU Compiler Collection (GCC): V850 Options". gcc.gnu.org.
101. ^ "民生用マルチメディア機器向け３２ビットオリジナルＲＩＳＣ型マイクロプロセッサの発売について ～周辺機能を内蔵した３２／１６ビット・マイクロプロセッサの製品化～". www.nec.co.jp (in Japanese). 1995-03-22. Retrieved 5 February 2018.
102. "V810 Architecture Summary" (PDF). www.planetvb.com. Planet Virtual Boy. From the V810 Seminar.
103. ^ Suzuki, Hiroaki; Sakai, Toshichika; Harigai, Hisao; Yano, Yoichi (1995-04-25). "A 0.9-V, 2.5 MHz CMOS 32-bit Microprocessor". IEICE Transactions on Electronics. E78-C (4): 389–393. ISSN 0916-8516. Retrieved 2018-01-09.
     Summary:
     A 32-bit RISC microprocessor "V810" that has 5-stage pipeline structure and a 1 Kbyte, direct-mapped instruction cache realizes 2.5 MHz operation at 0.9 V with 2.0 mW power consumption. The supply voltage can be reduced to 0.75 V. To overcome narrow noise margin, all the signals are set to have rail-to-rail swing by pseudo-static circuit technique. The chip is fabricated by a 0.8 μm double metal-layer CMOS process technology to integrate 240,000 transistors on a 7.4 × 7.1 mm die.
104. ^ Turley, Jim (June 2, 1997). "NEC V830 Adds Speed, New Instructions" (PDF). Microprocessor Report. Archived (PDF) from the original on April 24, 2024. Retrieved April 24, 2024.
105. ^ Nakayama, Naoko; Tsukamoto, Hirokazu. "HIGH-PERFORMANCE 32-BIT RISC MICROPROCESSOR V832" (PDF). NEC Device Technology International. 1998 (51). NEC. Archived from the original (PDF) on February 10, 2018.
106. Nadehara, Kouhei; Kuroda, Ichiro; Daito, Masayuki; Nakayama, Takashi (December 1, 1995). "Low-power multimedia RISC". IEEE Micro. 15 (6): 20–29. doi:10.1109/40.476255 – via IEEE Xplore.
107. ^ "V850 family Product Letter – V851" (PDF). datasheetarchive.com. NEC.
108. ^ "V850 family Product Letter – V853" (PDF). datasheetarchive.com. NEC.
109. ^ "世界で初めてフラッシュメモリを内蔵した３２ビットＲＩＳＣ型マイクロコントローラの発売について". www.nec.co.jp. 1996-03-12. Retrieved 2018-02-01.
110. ^ "NEC Releases 32-Bit RISC Single-Chip Microcontrollers Incorporating 3.3-V Flash Memory and Operating at 40 MHz". www.nec.co.jp. 1997-04-08.
111. ^ "Major Specifications of the V850E CPU Core". www.nec.co.jp. 1997-04-08.
112. ^ Kimura, Akira (Spring 2000). "CPU CORE FOR SYSTEM LSI V850E/V_R4120A" (PDF). NEC Device Technology International. 2000 (57). Archived from the original (PDF) on 2018-02-07.
113. ^ "KIT-NB85E-TP (-H) SPECIFICATION". Midas lab inc.
114. ^ "KIT-NA85E2-TP (-H) SPECIFICATION". www.midas.co.jp. Midas lab inc.
115. ^ SAKURAI, Yoshikazu; SUZUK, Hiroaki; MAEMURA, Kouji; TAKAKURA, Satoshi (December 2006). "Present Status of the Embedded CPU in SoC Design" (PDF). NEC Technical. 1 (5): 38–41.
116. ^ "Renesas Electronics Announces Development of Next-Generation 32-Bit V850 CPU core with SIMD Support that Provides Enhanced Signal Processing". Renesas Electronics. 2010-10-01.
117. ^ Design Manual: CB-9 Family VX/VM Type Core Library (PDF) (5th ed.). NEC.
118. ^ Sugimoto, Hideki; Sakairi, Tetsuya; Matoba, Shoichiro; Akaike, Yukihiki; Matsuyama, Hideki (March 1998). "32ビットRISC CPU V850E搭載コア「NA85E」" [32bit RISC CPU Core "NA85E".]. NEC Technical Journal. Special Issue: Semiconductor Devices. Semiconductor Devices for Computers Systems. Microcomputers. (in Japanese). 51 (3): 36–39. ISSN 0285-4139.
119. ^ Sugimoto, Hideki; Ikeuchi, Tooru (2000-03-30). "32ビツトRISC CPU V850E搭載コア「NB85E」 32bit RISC CPU Core "NB85E"" [32bit RISC CPU Core "NB85E".]. NEC Technical Journal. Special Issue: Semiconductor Devices; Basic Technology (in Japanese). 53 (4). NEC: 159–162. ISSN 0285-4139. 200902106221942927.
120. Sugimoto, Hideki (2001-03-23). "RISCプロセッサNx85E2 CPU" [RISC Processor Nx85E2 CPU.]. NEC Technical Journal (in Japanese). 54 (3). NEC: 30–33. ISSN 0285-4139.
121. "dNTSC". The Free Dictionary.
122. Simovich, Slobodan; Radivojevic, Ivan P.; Endres, T. J.; Bentson, Tom; Bingham, Ray; Blair, Tony; Cowling, Tom; Eylander, Mark; Fagan, Rory; Long, Chris; Longino, Jim; Olson, Dan; Subia, Rollen; Whitcomb, Doug (2003). "ReX: A dNTSC Receiver System-on-Chip" (PDF). HotChips15 Presentation. 15th. HotChips: 9–10.
123. NEC Electronics (July 2004). V850E2 32-bit Microprocessor Core Architecture (PDF) (Preliminary ed.). pp. 230–233.
124. "32-Bit Microcontrollers V850/ME3 Usage Restrictions" (PDF). 2006-11-02.
125. ^ "NEC Breaks the 0.10-micron Barrier with CB-130 Cell-Based IC Family and UX5 Process Technology". www.nec.co.jp. 2000-10-30.
126. ^ "Core Lineup and List of Specifications for CB-130". www.nec.co.jp. 2000-10-30.
127. ^ "NEC Licenses V850E Microprocessor Core to Synopsys – Agreement Provides 25,000 Synopsys-Registered Designers Access to CPU Core for SoC Development –". nec.co.jp. NEC Corporation. 2010-10-01.
128. ^ "Synopsys DesignWare IP Enables Full-Service SoC Design Foundry for Global UniChip". Synopsys.
129. "V851 32-BIT RISC MICROCONTROLLER CORE" (PDF). 4donline.ihs.com. NEC. 1998.
130. "V853 32-BIT MICROCONTROLLER CORE" (PDF). 4donline.ihs.com. NEC. 1997.
131. ^ PARTNER Users Manual V800 Series "NB85E-TP Part Edition" (PDF) (2.13 ed.). Midas Lab. Inc. 2003-12-10.
132. ^ KIT-NB85E-TP User's Manual (PDF) (3.14 ed.). Midas Lab. Co., Ltd. 2003-05-12.
133. ^ Kimura, Akira (2000). "CPU CORE FOR SYSTEM LSI V850E/VR4120A" (PDF). NEC Device Technology International. 2000 (57). NEC.
134. ^ NU85E 32-Bit Microprocessor Core Hardware: NU85E, NU85EA (PDF) (3rd ed.). NEC. March 2002.
135. ^ Memory Controller NT85E500, NDT85E500V10, NT85E502 (PDF) (3rd ed.). NEC. September 2002.
136. ^ Memory Controller NA85E535, NBA85E535Vxx (PDF) (2nd ed.). NEC. October 2002.
137. ^ KIT-NA85E2-TP(-H) ユーザーズ・マニュアル (PDF) (in Japanese). Midas Lab. Co., Ltd. 2006-01-05. p. 1.00.
138. "NEC narrows gate length below 0.10 micron | EE Times". EETimes. 2000-10-31.
     NEC also will provide internally-developed V850E and VRx CPUs, though Mabuchi said he believes NEC will need to license the ARM9 core to address the market for mobile terminals.
139. Matsui, Kenji. "RISC MICROCOMPUTER REFERENCE PLATFORM" (PDF). NEC Device Technology International. 2000 (58). NEC.
140. "NEC Electronics Achieves Key Milestone in ACE-2 Initiative;Reduces System-Level Turnaround Time by More Than 30 Percent
     Company Also Unveils Second Phase of Its Open System Design Methodology". www.nec.co.jp. NEC: Press Release. 2000-05-15.
141. Nishiguchi, Nobuyuki (2001-02-02). "システムLSIの未来は、NECが拓く –設計環境の現状と今後–" [System LSI Design Envilonments, Today and the Future] (PDF) (in Japanese). NEC Corporation.
142. YAMADA, Kazuo; NISHIMOTO, Hiroaki; DAITO, Masayuki; ONO, Hirohiko (December 2007). "Processor Design Verification Using the Hybrid Emulator" (PDF). NEC Technical Journal. 2 (4): 51–55.
143. "PFESiP EP-1 Evaluation Board". datasheetarchive.com (in Japanese). Renesas. August 2008.
144. PFESiP EP-1 Evaluation Board Lite 技術情報編 (PDF) (in Japanese) (1st ed.). Renesas Electronics. September 2008. A19354JJ1V1UM00
145. "PFESiP（Platform for Embedded System in a Package）EP Series EP-3" (PDF) (in Japanese). Renesas. May 2010. V850E2M CPU core，max. 266 MHz operation
146. "Companion Chip Reference FPGA Designs". www.logicbricks.com.
147. "Xylon logiCRAFT-CC Development Kits Accelerate Development of FPGA Companion Chips for Popular Embedded Processors". www.chipestimate.com.
148. "Renesas Electronics Introduces 4th-Generation V850 Microcontrollers Series with 74 Individual Devices for Automotive Body, Dashboard, Chassis and Safety Applications" (Press release). Renesas. 2010-11-04.
149. "Renesas - New MCUs for automotive body, dashboard, chassis and safety applications". www.electropages.com.
150. "V850ES/Fx3". Renesas Electronics. Retrieved 2018-01-28.
151. "V850E2/Jx4 Series Ultra Low Power 32 bit MCUs – Migration from V850ES/Jx3 MCUs –" (PDF). Renesas.
152. "V850/Jx4 Series Ultra Low Power 32 bit MCUs" (PDF). Renesas. March 2012.
153. Yano, Y.; Koumoto, Y.; Sato, Y. (1988). "V60/V70 microprocessor and its systems support functions". Digest of Papers. COMPCON Spring 88 Thirty-Third IEEE Computer Society International Conference. pp. 36–42. doi:10.1109/CMPCON.1988.4824. ISBN 0-8186-0828-5. S2CID 9186701.
154. Mizuhashi, Yukiko; Teramoto, Msanoro (August 1989). "Real-time UNIX operating system: RX-UX 832". Microprocessing and Microprogramming. 27 (1–5): 533–538. doi:10.1016/0165-6074(89)90105-1.
     Abstract:
     This paper describes requirements for real-time UNIX operating systems, design concept and the implementation of RX-UX 832 real-time UNIX operating system for v60/v70 microprocessor which are NEC's 32-bit microprocessors. RX-UX 832 is implemented adopting the building block structure, composed of three modules, real-time kernel, file-server and Unix supervisor. To guarantee a real-time responsibility, several enhancements were introduced such as, fixed priority task scheduling scheme, contiguous block file system and fault tolerant functions.
     Thus, RX-UX 832 allows system designers to use standard Unix as its man-machine interface to build fault tolerant systems with sophisticated operability and provides high-quality software applications on the high performance microchips.
155. Norihisa Suzuki (January 1992). Shared Memory Multiprocessing. MIT Press. p. 195. ISBN 978-0-262-19322-1.
156. "Synopsys DesignWare Library of Design and Verification IP". www.synopsys.com. Retrieved 2018-01-29.
157. "Lucent Technologies Licenses NEC's 32-Bit V850 Family Microcontroller Core | EE Times". EETimes. 1997-12-16.
158. "Corporate Liaisons: Intel & Sun Announce Alliance. NEC and Lucent Sign Agrmt. Seagate & Compaq Ink Dvpt Agrmt". HPCwire. 19 December 1997.
159. "Texas Instruments Expands DSP-Based SLI TImeBuilderTM Portfolio With License of NEC's V850E Embedded Processor Architecture" (Press release). NEC. 1999-03-29.
160. "組み込みニュース" [Embedded News]. www.kumikomi.net (in Japanese). 2001-10-01.
161. ^ NEC (February 2006). "V850 Series Development Environment" (PDF). Retrieved 2018-01-28.
162. "NEC Electronics and Renesas to Integrate Business Operations Establishment of the World's Third Largest Semiconductor Company" (Press release). NEC Corporation. April 27, 2009.
163. "組み込みCPU対応コンパイラexeGCCの新バージョンを発表". www.kmckk.co.jp (in Japanese). Kyoto Microcomputer. 2008-11-12.
164. "組み込み用GNU Cコンパイラ exeGCC" [exeGCC: GNU C compilere for emmbedded targetes]. www.kmckk.co.jp (in Japanese).
165. ^ Lui, D. Jeff Dionne, Michael Durrant, and Ed. "uClinux -- Embedded Linux/Microcontroller -- uClinux: Ports!". www.uclinux.org. Archived from the original on 2017-02-12. Retrieved 2018-01-26.{{cite web}}: CS1 maint: multiple names: authors list (link)
166. ^ "Linux_2_6_27 - Linux Kernel Newbies". kernelnewbies.org.
167. Bunk, Adrian; Torvalds, Linus (2008-07-24). "remove the v850 port". git.kernel.org.
     Trying to compile the v850 port brings many compile errors, one of them exists since at least kernel 2.6.19.
     There also seems to be no one willing to bring this port back into a usable state.
     This patch therefore removes the v850 port.
     If anyone ever decides to revive the v850 port the code will still be available from older kernels, and it wouldn't be impossible for the port to reenter the kernel if it would become actively maintained again.
168. "Search Results for: lsi.nec.co.jp". Linux Kernel Changelogs. 2018-02-06.
169. "uCLinux". www.ic.nec.co.jp/micro/uclinux/.
     Link missing for <www.ic.nec.co.jp/micro/uclinux/>
170. "LinkedIn".
171. ^ "Kernel | Android Open Source Project". Android Open Source Project.
172. "Processor" (PDF). oss.renesas.com.
173. "System" (PDF). oss.renesas.com.
174. "arch - kernel/git/stable/linux-stable.git - Linux kernel stable tree". git.kernel.org.
175. "Search Results for: sh3 renesas.com". Linux Kernel Changelogs.
176. "Search Results for: m32r renesas.com". Linux Kernel Changelogs.
177. "The Newlib Homepage". sourceware.org. Red Hat, Inc.
178. Clifton, Nick (31 Jan 2013). "RFA: V850: Extend crt0.S for the V850 e3v5 architecture variant". newlib (Mailing list).
179. "newlib/libc/sys/sysnecv850/crt0.S". chromium.googlesource.com. - native_client/nacl-newlib - Git at Google.
180. "libgloss/v850/crt0.S". chromium.googlesource.com. - native_client/nacl-newlib - Git at Google.
181. "V85x V850 Floating Point Library Fast IEEE 754 No Royalty". www.smxrtos.com. Micro Digital.
182. GCC Wiki. "Software floating point". gcc.gnu.org. Free Software Foundation, Inc.
183. "Decimal Floating Types". gcc.gnu.org. Free Software Foundation, Inc. p. 6.13.
184. "RI850MP Real-time OS for V850E2M Dual Core". Renesas Electronics.
185. "RI850V4 V2 Real-time OS for RH850 Family". Renesas Electronics.
186. "RI850V4 V1 Real-time OS for V850 Family". Renesas Electronics America.
187. Matsuo, Tomoyuk (15 Jan 2004). "V850依存部について" [Regarding V850 dependent part]. (toppers-users 1336) (Mailing list) (in Japanese).
188. "TOPPERS / JSP kernel Update History". www.toppers.jp.
189. "μI-TRON OS". www.aicp.co.jp. A.I. Corporation.
190. "TRON Forum". www.tron.org.
191. "Real-time Operating Systems | eSOL - Realtime embedded operating system developer". www.esol.com.
192. "Extended T-Kernel RTOS | eSOL - Realtime embedded operating system developer". www.esol.com.
193. Aoki, Toshiaki (2016-03-21). Nakajima, Shin; Talpin, Jean-Pierre; Toyoshima, Masumi; Yu, Huafeng (eds.). "Practical Application of Formal Methods to Automotive Systems" (PDF). NII Shonan Meeting Report. Architecture-Centric Modeling, Analysis, and Verification of Cyber-Physical Systems. 2016 (5): 16. ISSN 2186-7437.
194. "RH850ファミリ用リアルタイムOS [RV850]". Renesas Electronics (in Japanese).
195. "ETAS - RTA-OS - RTA Software Products - Software Products & Systems - Product Search - ETAS Products". www.etas.com. 18 December 2008.
196. "RTA-OSEK NEC V850E Series with the Green Hills Compiler" (PDF). ETAS.
197. "Accelerated Technology's OSEK 2.2 Software Certified on Processor Families from ARM, Infineon, Motorola and NEC. - Free Online Library". www.thefreelibrary.com.
198. "EB tresos Safety OS Supports HighTec Toolchain - HighTec EDV-Systeme GmbH". www.hightec-rt.com.
199. "TOPPERS PROJECT/AUTOSAR". www.toppers.jp (in Japanese).
200. "eSOL Launches eMCOS Scalable POSIX-Compliant RTOS | eSOL - Realtime embedded operating system developer". www.esol.com.
201. "Embedded Virtualization". www.sysgo.com. SYSGO AG.
202. "Safety & Security Certification". www.sysgo.com. SYSGO AG.
203. "Hardware Support". www.sysgo.com. SYSGO AG.
204. "Industry Solution Automotive" (PDF). www.sysgo.com. SYSGO AG.
     "We have developed a virtualization technology for our V850 architecture to control multiple systems on a single CPU core with no mutual interference, allowing high speed and composite control for industrial machinery and automotive, where real-time is essential. SYSGO enables us to achieve a scalable CPU architecture with virtualization technology that supports our customers in building flexible development systems." Michiya Nakamura, General Manager, 1st MCU Business Division, Renesas Electronic Corporation
205. "Real-time OS for many-core processors | eSOL - Realtime embedded operating system developer". www.esol.com.
206. "NORTi Professional". www.mispo.co.jp (in Japanese). MiSPO Co., Ltd.
207. "embOS V850 NEC". SEGGER - The Embedded Experts.
208. "embOS V850 GreenHills". SEGGER - The Embedded Experts.
209. "embOS V850 IAR". SEGGER - The Embedded Experts.
210. "世界で初めてフラッシュメモリを内蔵した３２ビットＲＩＳＣ型マイクロコントローラの発売について". www.nec.co.jp (in Japanese). NEC: News Release. 1996-03-12.
211. Matsui, Kenji. "MICROCOMPUTER DEVELOPMENT ENVIRONMENT" (PDF). NEC Device Technology International. 2000 (71). NEC Corporation.
212. "Semiconductor Support". www.mentor.com.
213. Lapides, Larry (Imperas Software Ltd) (2012-10-22). "Virtual Platform Based Software Testing" (PDF). elearning.renesas.com. Renesas Electronics America Inc.
214. "SD Memory Card Control". Renesas Electronics.
215. "V850 Options - Using the GNU Compiler Collection (GCC)". gcc.gnu.org.
216. "V850 and RH850 Embedded Software Solutions". www.ghs.com.
217. "gcc/config/v850". GitHub. 26 January 2018.
218. "NEC V850 development" (PDF). GNUPro Tools for Embedded Systems (99r1 ed.). Cygnus. 1999.
219. "Kyoto Microcomputer: exeGCC correspoinded CPUs". www.kmckk.co.jp (in Japanese).
220. "Press Release for exeGCC Rel. 3". www.kmckk.co.jp (in Japanese). Kyoto Microcomputer. 2003-05-31.
221. "GNU Tools | Download Toolchains | Renesas V850". gcc-renesas.com. CyberTHOR Studios, Ltd.
222. "C Compiler Package for V850 Family". Renesas Electronics.
223. "CA850 V850 C Compiler Package Usage Restrictions" (PDF). Renesas Electronics. Sep 13, 2010.
224. "Software Package for V850 [SP850]". Renesas Electronics.
225. "CC-RH Compiler, User's Manual" (PDF). Renesas Electronics. Dec 1, 2017.
226. "V850 and RH850 Embedded Software Solutions". www.ghs.com. Green Hills Software.
227. "Green Hills Optimizing Compilers". www.ghs.com. Green Hills Software.
228. "Development Tools". www.windriver.com.
229. "Wind River Diab Compiler Achieves Automotive SPICE Level 2 and New Enhancements Speed Development for Safe Vehicle Systems". www.windriver.com. Windriver Systems. 2013-11-04.
     NEWS HIGHLIGHTS
     •Development process for Wind River Diab Compiler achieves Automotive SPICE Process Capability Level 2 certification.
     •New Wind River Diab Compiler ISO 26262 Qualification Kit guides customers in qualifying Diab Compiler for safety-related projects.
     •Diab Compiler adds support for Renesas RH850 family microcontrollers.
230. "IAR Embedded Workbench". www.iar.com. 27 November 2020.
231. "Renesas RH850 Software Development Toolset - Overview | TASKING". www.tasking.com.
232. "HighTec EDV-Systeme GmbH". www.hightec-rt.com.
233. "HighTec Development Platform". www.hightec-rt.com.
234. "GAIO Product : XASS-V Series - The industory's standard embedded development tools". www.gaio.com.
235. "GAIO Embedded Software Tools". www.gaio.com.
236. "GNU Binary Utilities: objdump". sourceware.org.
237. "radare". www.radare.org.
238. "Adds v850 support. by montekki · Pull Request #938 · radare/radare2". GitHub.
239. "radare/radare2". GitHub. 10 August 2022.
240. "V850 IDA Pro plugin". Retrieved 2008-12-22.
241. "Accelerated Technology Now Shipping code/lab Developer Suite For the NEC V850 Family. - Free Online Library". www.thefreelibrary.com.
242. ^ PARTNER Users Manual "V800 Series Common Edition" (PDF) (2.20 ed.). Midas lab. Inc. May 2000.
     PARTNER Overview
     PARTNER is a Window based source level debugger, which is developed as PARTNERWin by Kyoto Micro Computer Co., Ltd., and ported for the products of Midas lab Inc.
     In addition to the basic functions as a source level debugger tool, such as program load, program execution, break point control, data display/change, code display/change, there are other functions customized for Midas lab products.
243. ^ "WATCHPOINT: The latest version download". www.ss-technologies.co.jp (in Japanese). Sohwa & Sophia Technologies.
244. SM850 System Simulator (PDF). Renesas. 2002-10-02.
245. "IP Vendor: Renesas | Open Virtual Platforms". www.ovpworld.org.
246. "VDK for Renesas RH850 MCU". www.synopsys.com. Synopsys, Inc.
247. TW850 Performance Analysis Tuning Tool (PDF) (2.00 ed.). Renesas.
248. AZ850: System Performance Analyzer (PDF) (3.30 ed.). Renesas. 2006-02-06.
249. "GAIO ISO 26262 Compliant Unit Test Tool : CoverageMaster winAMS | C0 C1 MC/DC". www.gaio.com.
250. "Integrated Static Analyzer: DoubleCheck". www.ghs.com.
251. "C/C++ compilers supported for build integration · Customer Portal". support.roguewave.com.
252. "CS+ (formerly CubeSuite+)". Renesas Electronics.
253. ^ "IE850 (formerly IECUBE2)". Renesas Electronics.
254. "PCMCIA N-Wire Card IE-V850E1-CD-NW" (PDF). Renesas Electronics.
255. ^ Matsumoto, Toshinobu. "NEW EMULATION METHODOLOGY SUPPORTING HIGH-SPEED MICROCOMPUTERS" (PDF). NEC Device Technology International. 1999 (53). NEC.
256. "Trace32 development tools support Renesas automotive MCU: Lauterbach". Renesas Electronics.
257. "MCU Solution". sys.ndk-m.com. Naito Densei Machida Mfg. Co., Ltd.
258. ^ "The New Fully Integrated RISC Emulator" (PDF). Trace32 News. 1998 (1).
259. "Kyoto Microcomputer: PARTNER-ETII corresponded CPU". www.kmckk.co.jp (in Japanese). Kyoto Microcomputer Co., Ltd.
260. "IDT JTAG/EJTAG Devices" (PDF). Integrated Device Technology, Inc. 2000.
     The vast majority of the competition's offerings have included a JTAG Test Access Port (TAP). Recently, products have been arriving with more enhanced capabilities, such as N-Wire/N-Trace from NEC, RISCWatch from IBM, and COP from Motorola. These versions of Enhanced JTAG perform relatively the same functions and use the traditional JTAG TAP with a couple additional pins for greater control.
261. "64-bit RISC MPU uses superscalar scheme | EE Times". EETimes. 2001-07-30.
262. Data sheet: VR5500 64-/32-BIT MICROPROCESSOR (PDF) (2nd ed.). NEC. September 2002. p. 5.
263. "Training JTAG Interface" (PDF). lauterbach.com. Lauterbach. pp. 13–15.
264. "JTAG IEEE 1149.1 Standard WG". IEEE.
265. "E1 emulator [R0E000010KCE00]". Renesas Electronics America.
266. "PCMCIA N-Wire Card IE-V850E1-CD-NW" (PDF). www.renesas.com. NEC Electronics (Europe) GmbH. 2004.
267. "AsmisNetShop ＞ Emulator". sys.ndk-m.com.
268. "Product Information | Microcomputer Development Assistance". www.midas.co.jp (in Japanese). Midas lab Inc.
269. V850 Debugger and Trace (PDF) (06-Nov-2017 ed.). Lauterbach.
270. RH850 Debugger and Trace (PDF) (06-Nov-2017 ed.). Lauterbach.
271. ^ "Renesas RH850 Microcontrollers". iSYSTEM.
272. "RH850 ICE". POC (in Japanese).
273. "adviceLUNA II". DTS INSIGHT.
274. "Support Compilers". DTS INSIGHT.
275. "PALMiCE3 V850". www.computex.co.jp.
276. "Universal Probe Blue - Supports WATCHPOINT debugger". www.ss-technologies.co.jp (in Japanese). Sohwa & Sophia Technologies.
277. "JTAG ICE: PARTNER-Jet". www.kmckk.co.jp (in Japanese). Kyoto Micro Computer.
278. PowerTrace for NEXUS (PDF). Lauterbach. 2013-06-14.
279. "On-Chip Analyzer". Trident infosol.
280. "TESSERA TECHNOLOGY INC". www.tessera.co.jp (in Japanese).
281. "ROM Programming Service". MINATO HOLDINGS INC. (in Japanese).
282. "What is the IEEE 1532 Standard? | Keysight (formerly Agilent's Electronic Measurement)".
283. ICL3221, ICL3222, ICL3223, ICL3232, ICL3241, ICL3243: Data sheet (PDF) (22.00 ed.). 2015-09-01.
284. ^ "List of MCUs supported by Renesas Flash Programmer V2". Renesas Electronics.
285. "Renesas Flash Programmer (Programming GUI) [V2]". Renesas Electronics.
286. "Renesas Flash Programmer (Programming GUI)". Renesas Electronics.
287. PG-FP6 V1.01 Flash Memory Programmer User's Manual (PDF) (1.00 ed.). Renesas. 2018-02-20.
288. UPD70P3000 Data Sheet (PDF) (3.00 ed.). Renesas. 1997-08-01.
289. UPD70P3002 Data Sheet (PDF) (3.00 ed.). Renesas. 1997-07-01.
290. PG-1500 User's Manual (PDF) (4.00 ed.). Renesas. 1997-05-01.
291. UPD27C1001A Data Sheet (PDF). NEC.
292. Jordan, Larry T., Seeq Technology, Inc. (1981-09-18). "US 4,451,903A: Method and device for encoding product and programming information in semiconductors" (PDF). pdfpiw.uspto.gov. United States Patent and Trademark Office.{{cite web}}: CS1 maint: multiple names: authors list (link)
293. Certain EPROM, EEPROM, Flash Memory and Flash Microcontroller Semiconductor Devices and Products Containing Same, Inv. 337-TA-395. DIANE Publishing. ISBN 9781457824975.
294. "VVDI PROG read/write chips with ECU/MCU/MC9S12 Reflash Cables | OBDexpress.co.uk Official Blog". blog.obdexpress.co.uk.

External links

• Die photo of V850 (V851 maybe) introduced 1994 by Nikkei BP (in Japanese, registration required)
• Die photo of V853 by NEC's press release (in Japanese)
• Present Status of the Embedded CPU in SoC Design, NEC Tech. Journal 1-5 pp.38-45 (Dec. 2006)
• Renesas: V850 Architecture Overview, High performance and Energy Efficient
• User’s Manual, V850 Family 32-bit Single-Chip Microcontroller Architecture

Links to related articles

v t e Microcontrollers Main Single-board microcontroller Special function register Architectures 68000 8051 ARC ARM AVR MIPS MPS430 PIC RISC-V x86 Word length 4-bit Am2900 COP400 MARC4 PPS-4 S1C6x TLCS-47 TMS1000 μCOM-4 8-bit 6800 68HC05 68HC08 68HC11 S08 RS08 6502 65C134 65C265 MELPS 740 78K 8048 8051 XC800 AVR COP8 H8 PIC10/12/16/17/18 ST6/ST7 STM8 Z8 Z80 eZ80 Rabbit 2000 TLCS-870 16-bit 65C816 68HC12/16 80186 C166 CR16/C H8S MSP430 PIC24/dsPIC R8C RL78 TLCS-900 Z8000 32-bit Am29000 ARC ARM Cortex-M EFM32 LPC SAM STM32 XMC ARM Cortex-R AVR32 CRX FR FR-V H8SX M32R MN103 68000 ColdFire PIC32 PowerPC MPC5xx Propeller SuperH TLCS-900 TriCore V850 RX Xtensa Z80000 64-bit ARC ARM Cortex-R PowerPC64 Interfaces Programming In-circuit serial programming (ICSP) In-system programming (ISP) Program and Debug Interface (PDI) High-voltage serial programming (HVSP) High voltage parallel programming (HVPP) Bootloader ROM aWire Debugging Nexus (standard) Joint Test Action Group (JTAG) debugWIRE (Atmel) In-circuit debugging (ICD) In-circuit emulator (ICE) In-target probe (ITP) Lists List of common microcontrollers By manufacturer Intel NXP/Freescale Infineon Renesas Electronics List of Wi-Fi microcontrollers See also Embedded system Programmable logic controller List of microprocessors v t e Reduced instruction set computer (RISC) architectures Origins IBM 801 Berkeley RISC Stanford MIPS In active development Analog Devices Blackfin ARC ARM AVR eSi-RISC LatticeMico8, LatticeMico32 MIPS OpenRISC Power ISA Renesas M32R, SuperH, V850 RISC-V SPARC Sunway Unicore Xilinx MicroBlaze, PicoBlaze Development discontinued Alpha AMD Am29000 Apollo PRISM Atmel AVR32 Clipper CR16 CRISP DEC PRISM Intel i860, i960 META MIPS-X Motorola 88000, M·CORE PA-RISC POWER, PowerPC (active use in space exploration as RAD750), ROMP v t e Processor technologies Models Abstract machine Stored-program computer Finite-state machine with datapath Hierarchical Deterministic finite automaton Queue automaton Cellular automaton Quantum cellular automaton Turing machine Alternating Turing machine Universal Post–Turing Quantum Nondeterministic Turing machine Probabilistic Turing machine Hypercomputation Zeno machine Belt machine Stack machine Register machines Counter Pointer Random-access Random-access stored program Architecture Microarchitecture Von Neumann Harvard modified Dataflow Transport-triggered Cellular Endianness Memory access NUMA HUMA Load–store Register/memory Cache hierarchy Memory hierarchy Virtual memory Secondary storage Heterogeneous Fabric Multiprocessing Cognitive Neuromorphic Instruction set architectures Types Orthogonal instruction set CISC RISC Application-specific EDGE TRIPS VLIW EPIC MISC OISC NISC ZISC VISC architecture Quantum computing Comparison Addressing modes Instruction sets Motorola 68000 series VAX PDP-11 x86 ARM Stanford MIPS MIPS MIPS-X Power POWER PowerPC Power ISA Clipper architecture SPARC SuperH DEC Alpha ETRAX CRIS M32R Unicore Itanium OpenRISC RISC-V MicroBlaze LMC System/3x0 S/360 S/370 S/390 z/Architecture Tilera ISA VISC architecture Epiphany architecture Others Execution Instruction pipelining Pipeline stall Operand forwarding Classic RISC pipeline Hazards Data dependency Structural Control False sharing Out-of-order Scoreboarding Tomasulo's algorithm Reservation station Re-order buffer Register renaming Wide-issue Speculative Branch prediction Memory dependence prediction Parallelism Level Bit Bit-serial Word Instruction Pipelining Scalar Superscalar Task Thread Process Data Vector Memory Distributed Multithreading Temporal Simultaneous Hyperthreading Simultaneous and heterogenous Speculative Preemptive Cooperative Flynn's taxonomy SISD SIMD Array processing (SIMT) Pipelined processing Associative processing SWAR MISD MIMD SPMD Processor performance Transistor count Instructions per cycle (IPC) Cycles per instruction (CPI) Instructions per second (IPS) Floating-point operations per second (FLOPS) Transactions per second (TPS) Synaptic updates per second (SUPS) Performance per watt (PPW) Cache performance metrics Computer performance by orders of magnitude Types Central processing unit (CPU) Graphics processing unit (GPU) GPGPU Vector Barrel Stream Tile processor Coprocessor PAL ASIC FPGA FPOA CPLD Multi-chip module (MCM) System in a package (SiP) Package on a package (PoP) By application Embedded system Microprocessor Microcontroller Mobile Ultra-low-voltage ASIP Soft microprocessor Systems on chip System on a chip (SoC) Multiprocessor (MPSoC) Cypress PSoC Network on a chip (NoC) Hardware accelerators Coprocessor AI accelerator Graphics processing unit (GPU) Image processor Vision processing unit (VPU) Physics processing unit (PPU) Digital signal processor (DSP) Tensor Processing Unit (TPU) Secure cryptoprocessor Network processor Baseband processor Word size 1-bit 4-bit 8-bit 12-bit 15-bit 16-bit 24-bit 32-bit 48-bit 64-bit 128-bit 256-bit 512-bit bit slicing others variable Core count Single-core Multi-core Manycore Heterogeneous architecture Components Core Cache CPU cache Scratchpad memory Data cache Instruction cache replacement policies coherence Bus Clock rate Clock signal FIFO Functional units Arithmetic logic unit (ALU) Address generation unit (AGU) Floating-point unit (FPU) Memory management unit (MMU) Load–store unit Translation lookaside buffer (TLB) Branch predictor Branch target predictor Integrated memory controller (IMC) Memory management unit Instruction decoder Logic Combinational Sequential Glue Logic gate Quantum Array Registers Processor register Status register Stack register Register file Memory buffer Memory address register Program counter Control unit Hardwired control unit Instruction unit Data buffer Write buffer Microcode ROM Counter Datapath Multiplexer Demultiplexer Adder Multiplier CPU Binary decoder Address decoder Sum-addressed decoder Barrel shifter Circuitry Integrated circuit 3D Mixed-signal Power management Boolean Digital Analog Quantum Switch Power management PMU APM ACPI Dynamic frequency scaling Dynamic voltage scaling Clock gating Performance per watt (PPW) Related History of general-purpose CPUs Microprocessor chronology Processor design Digital electronics Hardware security module Semiconductor device fabrication Tick–tock model Pin grid array Chip carrier v t e NEC Divisions and subsidiaries Current NEC Corporation of America NEC Laboratories America NEC Software Solutions UK NEC Solution Innovators NEC Unified Solutions Avaloq Netcracker Technology Avaloq Defunct NEC BIGLOBE Electronic Arrays Packard Bell NEC Reveal Computer Products Zenith Data Systems Joint ventures and shareholdings Current Alaxala Networks (40%) Anritsu (7%) Japan Aviation Electronics (25%) NEC BIGLOBE Renesas Electronics (34%) Sharp NEC Display Solutions (34%) Defunct NEC Mobile Communications NEC Philips Unified Systems Sony NEC Optiarc Products, services and standards Microprocessors 78K μCOM series µPD7220 µPD7720 R4200 V20 V25 V60 V850 Mobile phones e616 N343i Personal computers Supercomputers Video game consoles People Walter Tenney Carleton Kunihiko Iwadare Tadahiro Sekimoto Places NEC Supertower Other NEC Blue Rockets NEC Cup (China) NEC Cup (Japan) NEC Green Rockets NEC Karuizawa 72 NEC Red Rockets NEC Shun-Ei Sumitomo Group Now wholly owned Sold Category Commons Computers Video game consoles v t e Renesas Electronics Products RL78 RX RH850 SuperH V850 78K R8C R8C Tiny M32R H8 740 IEBus

• NEC microprocessors
• Renesas microcontrollers
• Computer-related introductions in 1994