 | This article includes a list of general references, but it lacks sufficient corresponding inline citations. Please help to improve this article by introducing more precise citations. (May 2013) (Learn how and when to remove this message) |
In integrated circuit design, VerilogCSP is a set of macros added to Verilog HDL to support Communicating Sequential Processes (CSP) channel communications. These macros are intended to be used in designing digital asynchronous circuits. VerilogCSP also describes nonlinear pipelines and high-level channel timing properties, such as forward and backward latencies, minimum cycle time, and slack.
External links
References
- Saifhashemi, Arash; Peter Beerel (2005). "High Level Modeling of Channel-Based Asynchronous Circuits Using Verilog". In Jan Broenink; Herman Roebbers; Johan Sunter; Peter Welch; David Wood (eds.). Communicating Process Architectures 2005. IOS Press. p. 275.